Design Trade-offs for Memory Level Parallelism on an Asymmetric Multicore System

Abstract : Asymmetric Multicore Processors (AMP) offer a unique opportunity to integrate many kinds of cores together with each core optimized for different uses. However, the impact of techniques for exploiting high Memory Level Parallelism (MLP) on core specialization and selection on AMPs has not been investigated. Extracting high memory-level parallelism is essential to tolerate long memory latencies, and such techniques are critical for speeding up singlethreaded codes which are memory bound. In this work, we explored multiple core configurations with different widths and frequencies and concluded that a narrow faster core is better than a wide slower core for regions of high MLP. We use an effective hardware-level scheduling mechanism, which requires identifying MLP phases on the fly and scheduling execution on the appropriate core. We successfully exploit the custom MLP core during clustered L2 misses and otherwise use the wider issue core. Compared to a single-core design optimized for both modes of operation, our AMP design provides a geometric mean performance improvement of 4% and 10% for SPECint and SPECfp, respectively, with a maximum speedup of 19.5%. For the same study, it achieves a 10% and 25% energy delay2 reduction fo SPECint and SPECfp, respectively.
Type de document :
Communication dans un congrès
Wei Liu and Scott Mahlke and Tin-fook Ngai. Pespma 2010 - Workshop on Parallel Execution of Sequential Programs on Multi-core Architecture, Jun 2010, Saint Malo, France. 2010
Liste complète des métadonnées

Littérature citée [29 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/inria-00494292
Contributeur : Ist Rennes <>
Soumis le : mardi 22 juin 2010 - 15:56:05
Dernière modification le : lundi 20 juin 2016 - 14:10:32
Document(s) archivé(s) le : vendredi 24 septembre 2010 - 17:50:18

Fichier

PESPMA-patsilaras.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : inria-00494292, version 1

Collections

Citation

George Patsilaras, Niket K. Choudhary, James Tuck. Design Trade-offs for Memory Level Parallelism on an Asymmetric Multicore System. Wei Liu and Scott Mahlke and Tin-fook Ngai. Pespma 2010 - Workshop on Parallel Execution of Sequential Programs on Multi-core Architecture, Jun 2010, Saint Malo, France. 2010. 〈inria-00494292〉

Partager

Métriques

Consultations de la notice

129

Téléchargements de fichiers

401