Yoder, and the TRIPS Team. Scaling to the End of Silicon with EDGE Architectures, IEEE Computer, issue.7, pp.3744-55, 2004. ,
A Spatial Path Scheduling Algorithm for EDGE Architectures, International Conference on Architectural Support for Programming Languages and Operating Systems, pp.129-140, 2006. ,
An Evaluation of the TRIPS Computer Systems, International Conference on Architectural Support for Programming Languages and Operating Systems, pp.1-12, 2009. ,
Core Fusion: Accommodating Software Diversity in Chip Multiprocessors, International Symposium on Computer Architecture, pp.186-197, 2007. ,
An Adaptive Non-Uniform Cache Structure for Wire-Dominated On-Chip Caches, International Conference on Architectural Support for Programming Languages and Operating Systems, pp.211-222, 2002. ,
Composable Lightweight Processors, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007), pp.281-294, 2007. ,
DOI : 10.1109/MICRO.2007.41
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.101.8778
A Comparison of Full and Partial Predicated Execution Support for ILP Processors, Proceedings of the 22th International Symposium on Computer Architecture, pp.138-150, 1995. ,
The Scale Compiler, Patt. Enhancing Instruction Scheduling With a Block-Structured ISA. International Journal on Parallel Processing, pp.221-243, 1995. ,
Basic block distribution analysis to find periodic behavior and simulation points in applications, Proceedings 2001 International Conference on Parallel Architectures and Compilation Techniques, pp.3-14, 2001. ,
DOI : 10.1109/PACT.2001.953283
Federation, Proceedings of the 45th annual conference on Design automation, DAC '08, pp.772-775, 2008. ,
DOI : 10.1145/1391469.1391666