The Time Model of Logical Clocks available in the OMG MARTE profile

Charles André 1 Julien Deantoni 1 Frédéric Mallet 1 Robert De Simone 1
1 AOSTE - Models and methods of analysis and optimization for systems with real-time and embedding constraints
CRISAM - Inria Sophia Antipolis - Méditerranée , Inria Paris-Rocquencourt, COMRED - COMmunications, Réseaux, systèmes Embarqués et Distribués
Abstract : Multiform logical time, introduced and made popular through its central role in Synchronous Language theory, is already present in many formalisms pertaining to embedded system design, although usually in a hidden fashion. Logical time considers time bases that can be generated from any sort of sequences of events, not necessarily equally spaced in physical time. Our main goal here is to capture some of the essence of multiform logical time, and encapsulate it into a dedicated syntax (CCSL, Clock Constraint Specification Language, part of the UML profile for MARTE). CCSL provides ways to express loose or strict constraints between distinct logical clocks. Solving such clock constraints amounts to relating clocks to a common reference one, which then can be thought of as closer to physical. We motivate the role of MARTE Time Model and CCSL by using them to explain and formally characterize important semantic features of East-ADL2/AUTOSar, AADL, and Ptolemy's SDF models.
Type de document :
Chapitre d'ouvrage
Sandeep K. Shukla and Jean-Pierre Talpin. Synthesis of Embedded Software: Frameworks and Methodologies for Correctness by Construction, Springer Science+Business Media, LLC 2010, pp.28, 2010, 978-1-4419-6399-4
Liste complète des métadonnées

https://hal.inria.fr/inria-00495664
Contributeur : Frédéric Mallet <>
Soumis le : lundi 28 juin 2010 - 14:43:50
Dernière modification le : mercredi 14 décembre 2016 - 01:06:34

Identifiants

  • HAL Id : inria-00495664, version 1

Collections

Citation

Charles André, Julien Deantoni, Frédéric Mallet, Robert De Simone. The Time Model of Logical Clocks available in the OMG MARTE profile. Sandeep K. Shukla and Jean-Pierre Talpin. Synthesis of Embedded Software: Frameworks and Methodologies for Correctness by Construction, Springer Science+Business Media, LLC 2010, pp.28, 2010, 978-1-4419-6399-4. <inria-00495664>

Partager

Métriques

Consultations de la notice

373