NIC-assisted cache-efficient receive stack for message passing over Ethernet - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Article Dans Une Revue Concurrency and Computation: Practice and Experience Année : 2011

NIC-assisted cache-efficient receive stack for message passing over Ethernet

Résumé

High-speed networking in clusters usually relies on advanced hardware features in the NICs, such as zero-copy capability. Open-MX is a high-performance message passing stack tailored for regular Ethernet hardware without such capabilities. We present the addition of a multiqueue support in the Open-MX receive stack so that all incoming packets for the same process are handled on the same core. We then introduce the idea of binding the target end process near its dedicated receive queue. This model leads to a more cache-efficient receive stack for Open-MX. It also proves that very simple and stateless hardware features may have a significant impact on message passing performance over Ethernet. The implementation of this model in a firmware reveals that it may not be as efficient as some manually tuned micro-benchmarks. But our multiqueue receive stack generally performs better than the original single queue stack, especially on large communication patterns where multiple processes are involved and manual binding is difficult.
Fichier principal
Vignette du fichier
article.pdf (297.61 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

inria-00496301 , version 1 (30-06-2010)

Identifiants

Citer

Brice Goglin. NIC-assisted cache-efficient receive stack for message passing over Ethernet. Concurrency and Computation: Practice and Experience, 2011, Special Issue: Euro-Par 2009, 23 (2), pp.199-210. ⟨10.1002/cpe.1632⟩. ⟨inria-00496301⟩
213 Consultations
358 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More