M. Object and . Group, UML 2.2 Superstructure and Infrastructure Modeling and Analysis of Real- time and Embedded systems (MARTE), v1.0, pp.8-14, 2009.

E. Lee and A. Sangiovanni-vincentelli, A framework for comparing models of computation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.17, issue.12, pp.1217-1229, 1998.
DOI : 10.1109/43.736561

A. Benveniste, P. Caspi, S. Edwards, N. Halbwachs, P. L. Guernic et al., The synchronous languages 12 years later, Proceedings of the IEEE, vol.91, issue.1, pp.64-83, 2003.
DOI : 10.1109/JPROC.2002.805826

C. André, F. Mallet, and R. D. Simone, Modeling Time(s), ACM/IEEE Int. Conf. on Model Driven Engineering Languages and Systems (MoDELS/UML'07), ser. LNCS 4735. TN, pp.559-573, 2007.
DOI : 10.1007/978-3-540-75209-7_38

I. Aoste, TimeSquare, 2008.

L. Besnard, T. Gautier, P. L. Guernic, and J. Talpin, Compilation of polychronous data flow equations, " in Correct-by-Construction Embedded Software Synthesis: Formal Frameworks, 2010.

C. André, Available: http://hal.inria.fr/inria-00384077/en Implementation of the Data-flow Synchronous Language Signal, Syntax and Semantics of the Clock Constraint Specification Language Proceedings of the ACM Symposium on Programming Languages Design and Implementation (PLDI'95, pp.163-173, 1995.

F. Mallet and C. André, On the Semantics of UML/MARTE Clock Constraints, 2009 IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, pp.305-312, 2009.
DOI : 10.1109/ISORC.2009.27
URL : https://hal.archives-ouvertes.fr/inria-00383279

F. Mallet, C. André, /. Marte, and . Ccsl, Signal and Petri nets, 2008.
URL : https://hal.archives-ouvertes.fr/inria-00283077

N. Lopez, M. Simonot, and V. V. Donzeau-gouge, A methodological process for the design of a large system, Electronic Notes in Theoretical Computer Science, vol.66, issue.2, pp.84-103, 2002.
DOI : 10.1016/S1571-0661(04)80405-5
URL : https://hal.archives-ouvertes.fr/hal-01124776

A. Gamatié and T. Gautier, The Signal Synchronous Multi-Clock Approach to the Design of Distributed Embedded Systems, IEEE Transactions on Parallel and Distributed Systems, vol.99, issue.1, pp.1045-9219, 2009.

I. Smarandache, T. Gautier, and P. L. Guernic, Validation of mixed signal-alpha real-time systems through affine calculus on clock synchronisation constraints, World Congress on Formal Methods (FM'99), ser. LNCS, pp.1364-1383, 1999.
DOI : 10.1007/3-540-48118-4_22
URL : https://hal.archives-ouvertes.fr/hal-00548887

A. Benveniste, B. Caillaud, and P. L. Guernic, Compositionality in Dataflow Synchronous Languages: Specification and Distributed Code Generation, Information and Computation, vol.163, issue.1, pp.125-171, 2000.
DOI : 10.1006/inco.2000.9999

D. Potop-butucaru, B. Caillaud, and A. Benveniste, Concurrency in synchronous systems, Formal Methods in System Design, pp.111-130, 2006.
URL : https://hal.archives-ouvertes.fr/inria-00124252

H. Marchand, P. Bournai, M. L. Borgne, and P. L. Guernic, Synthesis of Discrete-Event Controllers based on the Signal Environment, Discrete Event Dynamic System: Theory and Applications, pp.325-346, 2000.
URL : https://hal.archives-ouvertes.fr/hal-00546147