FPGA Implementations of SHA-3 Candidates: CubeHash, Grøstl, LANE, Shabal and Spectral Hash, 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, pp.783-790, 2009. ,
DOI : 10.1109/DSD.2009.162
The keccak sponge function family, 2009. ,
Compact implementations of BLAKE-32 and BLAKE-64 on FPGA, 2010 International Conference on Field-Programmable Technology, p.173, 2010. ,
DOI : 10.1109/FPT.2010.5681776
Shabal, a submission to NIST's cryptographic hash algorithm competition, 2008. ,
FPGA implementations of eSTREAM phase-2 focus candidates with hardware profile, Report, vol.024024, 2007. ,
FPGA implementation of Shabal: Our first results, p.38, 2010. ,
On FPGA-based implementations of Grøstl, Report Cryptology ePrint Archive, vol.260, p.260, 2010. ,
On optimized FPGA implementations of the SHA-3 candidate Grøstl, Report Cryptology ePrint Archive, vol.206, p.206, 2009. ,
Evaluation of hardware performance for the SHA-3 candidates using SASEBO-GII, Cryptology ePrint Archive, p.10, 2010. ,
Implementing Skein hash function on Xilinx Virtex-5 FPGA platform, 2009. ,
Hardware evaluation of SHA-3 hash function candidate ECHO, 2009. ,
Hardware implementation of the compression function for selected SHA-3 candidates, 2009. ,
Status report on the first round of the SHA-3 cryptographic hash algorithm competition, Report NISTIR National Institute of Standards and Technology, vol.7620, 2009. ,
DOI : 10.6028/NIST.IR.7620
Hardware implementation of the SHA-3 candidate Skein, Report Cryptology ePrint Archive, vol.159, p.159, 2009. ,
Spartan-3 generation FPGA user guide ,
Virtex-5 FPGA data sheet: DC and switching characteristics ,
Virtex-5 FPGA user guide ,
Virtex-6 FPGA Configurable Logic Block user guide ,