Formalization and Verification of PLC Timers in Coq - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2009

Formalization and Verification of PLC Timers in Coq

Résumé

Programmable logic controllers (PLCs) are widely used in embedded systems. A timer plays a pivotal role in PLC real-time applications. The paper presents a formalization of TON-timers of PLC programs in the theorem proving system Coq. The behavior of a timer is characterized by a set of axioms at an abstract level. PLC programs with timers are modeled in Coq. As a case study, the quiz machine problem with timer is investigated. Relevant timing properties of practical interests are proposed and proven in Coq. This work unveils the hardness of timer modeling in embedded systems. It is an attempt of formally proving the correctness of PLC programs with timer control.
Fichier principal
Vignette du fichier
REG-278-WAN.pdf (128.28 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

inria-00516011 , version 1 (08-03-2011)

Identifiants

  • HAL Id : inria-00516011 , version 1

Citer

Hai Wan, Gang Chen, Xiaoyu Song, Ming Gu. Formalization and Verification of PLC Timers in Coq. 33rd Annual IEEE International Computer Software and Applications Conference, Jul 2009, Seattle,Washington, United States. ⟨inria-00516011⟩
197 Consultations
597 Téléchargements

Partager

Gmail Facebook X LinkedIn More