Skip to Main content Skip to Navigation
Conference papers

Architecture Exploration for Efficient Data Transfer and Storage in Data-Parallel Applications

Rosilde Corvino 1 Abdoulaye Gamatié 1 Pierre Boulet 1 
1 DART - Contributions of the Data parallelism to real time
LIFL - Laboratoire d'Informatique Fondamentale de Lille, Inria Lille - Nord Europe
Abstract : Due to the complexity of modern data parallel applications such as image processing applications, automatic approach to infer suitable and efficient hardware realizations are more and more required. Typically, the optimization of data transfer and storage micro-architecture has a key role for the data parallelism. In this paper, we propose a comprehensive method to explore the mapping of a high-level representation of an application into a customizable hardware accelerator. The high-level representation is in a language called Array-OL. The customizable architecture uses FIFO queues and double buffering mechanism to mask the latency of data transfers and external memory access. The mapping of a high-level representation onto the given architecture is performed by applying a set of loop transformations in Array-OL. A method based on integer partition is used to reduce the space of explored solutions.
Document type :
Conference papers
Complete list of metadata
Contributor : Mister Dart Connect in order to contact the contributor
Submitted on : Friday, October 1, 2010 - 5:31:36 PM
Last modification on : Wednesday, March 9, 2022 - 12:08:07 PM
Long-term archiving on: : Thursday, October 25, 2012 - 4:21:29 PM


Files produced by the author(s)




Rosilde Corvino, Abdoulaye Gamatié, Pierre Boulet. Architecture Exploration for Efficient Data Transfer and Storage in Data-Parallel Applications. Euro-Par - 16th International Euro-Par Conference - 2010, Aug 2010, Ischia, Italy. pp.101--116, ⟨10.1007/978-3-642-15277-1_11⟩. ⟨inria-00522786⟩



Record views


Files downloads