Modeling reconfigurable Systems-on-Chips with UML MARTE profile: an exploratory analysis

Sana Cherif 1 Imran Rafiq Quadri 1, * Samy Meftali 1, 2 Jean-Luc Dekeyser 1, 2
* Auteur correspondant
1 DART - Contributions of the Data parallelism to real time
LIFL - Laboratoire d'Informatique Fondamentale de Lille, Inria Lille - Nord Europe
2 LIFL - Laboratoire d'Informatique Fondamentale de Lille
Abstract : Reconfigurable FPGA based Systems-on-Chip (SoC) architectures are increasingly becoming the preferred solution for implementing modern embedded systems, due to their flexible nature. However due to the tremendous amount of hardware resources available in these systems, new design methodologies and tools are required to reduce their design complexity. In this paper we present an exploratory analysis for specification of these systems, while utilizing the UML MARTE (Modeling and Analysis of Real-time and Embedded Systems) profile. Our contributions permit us to model fine grain reconfigurable FPGA based SoC architectures while extending the profile to integrate new features such as Partial Dynamic Reconfiguration supported by these modern systems. Finally we present the current limitations of the MARTE profile and ask some open questions regarding how these high level models can be effectively used as input for commercial FPGA simulation and synthesis tools. Solutions to these questions can help in creating a design flow from high level models to synthesis, placement and execution of these reconfigurable SoCs.
Type de document :
Communication dans un congrès
13th Euromicro Conference on Digital System Design (DSD 2010), Sep 2010, Lille, France. 2010
Liste complète des métadonnées

Littérature citée [17 références]  Voir  Masquer  Télécharger
https://hal.inria.fr/inria-00525004
Contributeur : Mister Dart <>
Soumis le : dimanche 10 octobre 2010 - 18:44:08
Dernière modification le : vendredi 30 mars 2018 - 16:08:30
Document(s) archivé(s) le : mardi 11 janvier 2011 - 02:33:06

Fichier

PID1322209.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : inria-00525004, version 1

Collections

INRIA | LIFL | UNIV-LILLE3 | CRISTAL | CRISTAL-EAST

Citation

Sana Cherif, Imran Rafiq Quadri, Samy Meftali, Jean-Luc Dekeyser. Modeling reconfigurable Systems-on-Chips with UML MARTE profile: an exploratory analysis. 13th Euromicro Conference on Digital System Design (DSD 2010), Sep 2010, Lille, France. 2010. 〈inria-00525004〉

Exporter

BibTeX TEI DC DCterms EndNote

Partager

Métriques

Consultations de la notice

329

Téléchargements de fichiers

403

Contact


archive-ouverte@inria.fr