, SystemC, 2007.
, Portal of the Model Driven Engineering Community, 2007.
, Invited Paper: Enhanced Architectures, Design Methodologies and CAD Tools for Dynamic Reconfiguration of Xilinx FPGAs, 2006 International Conference on Field Programmable Logic and Applications, 2006.
DOI : 10.1109/FPL.2006.311188
, Model transformation: the heart and soul of model-driven software development, IEEE Software, vol.20, issue.5, pp.42-45, 2003.
DOI : 10.1109/MS.2003.1231150
, A Landscape of Bidirectional Model Transformations, Generative and Transformational Techniques in Software Engineering, 2007.
DOI : 10.1007/978-3-540-88643-3_10
, MOF Query / Views / Transformations, 2005.
, A model driven design framework for high performance embedded systems, Tech. Rep, vol.6614, 2008.
, Array-OL Revisited, Multidimensional Intensive Signal Processing Specification, INRIA, Tech. Rep, 2007.
URL : https://hal.archives-ouvertes.fr/inria-00128840
, Multilevel MPSoC simulation using an MDE approach Eclipse Modeling Framework Technology, 2007.
, Safe design of high-performance embedded systems in an mde framework Two Flows for Partial Reconfiguration: Module Based or Difference Based, Xilinx Application Note XAPP290, Version 1.1, pp.3-8, 2003.
, Early Access Partial Reconfigurable Flow, 2006.
, A lightweight approach for embedded reconfiguration of FPGAs, 2003 Design, Automation and Test in Europe Conference and Exhibition, 2003.
DOI : 10.1109/DATE.2003.1253642
, Dynamic Partial Self-Reconfiguration on Spartan-III FPGAs via a Parallel Configuration Access Port (PCAP), 2nd HiPEAC workshop on Reconfigurable Computing, 2008.
, Component-based design approach for multicore SoCs, Proceedings of the 39th conference on Design automation , DAC '02, p.789, 2002.
DOI : 10.1145/513918.514115
URL : https://hal.archives-ouvertes.fr/hal-00008062
, Simulink-based MPSoC Design: New Approach to Bridge the Gap between Algorithm and Architecture Design, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07), pp.9-14, 2007.
DOI : 10.1109/ISVLSI.2007.90
URL : https://hal.archives-ouvertes.fr/hal-00265119
, Transaction Level Modelling of SCA Compliant Software Defined Radio Waveforms and Platforms PIM/PSM, 2007 Design, Automation & Test in Europe Conference & Exhibition, 2007.
DOI : 10.1109/DATE.2007.364418
URL : https://hal.archives-ouvertes.fr/hal-00524695
, Application of UML for hardware design based on design process model, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753), 2004.
DOI : 10.1109/ASPDAC.2004.1337574
, UML-based analysis of embedded systems using a mapping to VHDL, Proceedings 4th IEEE International Symposium on High-Assurance Systems Engineering, pp.56-63, 1999.
DOI : 10.1109/HASE.1999.809475
, Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation, LCTES, 2002.
, A Model Driven Engineering Design Flow to generate VHDL, International ModEasy'07 Workshop, 2007.
, Un flot de conception pour applications de traitement du signal systématique implémentées sur FPGAàFPGA`FPGAà base d'Ingénierie Dirigée par les Modeles, Ph.D. dissertation, LIFL, 2007.
, Using MARTE in the MOPCOM SoC/SoPC Co- Methodology, MARTE Workshop at DATE'08, 2008.
, A Flexible System Level Design Methodology Targeting Run-Time Reconfigurable FPGAs, EURASIP Journal on Embedded Systems, vol.49, issue.3, pp.1-18, 2008.
DOI : 10.1155/S1110865704402066
URL : https://hal.archives-ouvertes.fr/hal-00320192
, GePaRD - A High-Level Generation Flow for Partially Reconfigurable Designs, 2008 IEEE Computer Society Annual Symposium on VLSI, 2008.
DOI : 10.1109/ISVLSI.2008.21
, Modular partial reconfiguration in virtex FPGAs, International Conference on Field Programmable Logic and Applications, 2005., pp.211-216, 2005.
DOI : 10.1109/FPL.2005.1515724
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.384.5421
, Real-Time Dynamically Run-Time Reconfigurations for Power/Cost-optimized Virtex FPGA Realizations, VLSI'03, 2003.
DOI : 10.1007/0-387-33403-3_8
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.546.7644
, New 2-Dimensional Partial Dynamic Reconfiguration Techniques for Real-time Adaptive Microelectronic Circuits, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06), p.97, 2006.
DOI : 10.1109/ISVLSI.2006.67
, A framework for dynamic 2D placement on FPGAs, 2008 IEEE International Symposium on Parallel and Distributed Processing, 2008.
DOI : 10.1109/IPDPS.2008.4536512
, Implementation of a Virtual Internal Configuration Access Port (JCAP) for Enabling Partial Self-Reconfiguration on Xilinx Spartan III FPGAs, 2007 International Conference on Field Programmable Logic and Applications, pp.351-356, 2007.
DOI : 10.1109/FPL.2007.4380671
, Self Reconfiguration of Embedded Systems Mapped on Spartan-3, 2008.
, A new framework to accelerate Virtex-II Pro dynamic partial self-reconfiguration, 2007 IEEE International Parallel and Distributed Processing Symposium, pp.1-7, 2007.
DOI : 10.1109/IPDPS.2007.370362
, A Self-Reconfigurable Implementation of the JPEG Encoder, 2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP), pp.24-29, 2007.
DOI : 10.1109/ASAP.2007.4429953
, Fast Simplex Link Channel (FSL), 2004.
, An adaptive system-on-chip for network applications, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium, 2006.
DOI : 10.1109/IPDPS.2006.1639445
, An Interfance for a Decentralized 2D-Reconfiguration on Xilinx Virtex-FPGAs for Organic Computing, ReCoSoC'08, 2008.
, ISE Foundation Software, 2008.
, PlanAhead Software as a Platform for Partial Reconfiguration, Xcell Journal, vol.55, pp.68-71, 2005.