D. P. Agrawal, B. Fast, /. Binary-adder, and . Subtractor, Fast b.c.d./binary adder/subtractor, Electronics Letters, vol.10, issue.8, pp.121-122, 1974.
DOI : 10.1049/el:19740093

G. C. Cardarilli, S. Pontarelli, M. Re, and A. Salsano, On the use of signed digit arithmetic for the new 6-inputs LUT based FPGAs, 2008 15th IEEE International Conference on Electronics, Circuits and Systems, pp.602-605, 2008.
DOI : 10.1109/ICECS.2008.4674925

M. A. Check and T. J. Slegel, Custom S/390 G5 and G6 microprocessors, IBM Journal of Research and Development, vol.43, issue.5.6, pp.671-680, 1999.
DOI : 10.1147/rd.435.0671

D. S. Cochran, Algorithms and Accuracy in the HP-35, pp.10-11, 1972.

M. Cornea, J. Harrison, C. Anderson, P. T. Tang, E. Schneider et al., A Software Implementation of the IEEE 754R Decimal Floating-Point Arithmetic Using the Binary Encoding Format, IEEE Transactions on Computers, vol.58, issue.2, pp.148-162, 2009.
DOI : 10.1109/TC.2008.209

M. Cowlishaw, Decimal floating-point: algorism for computers, 16th IEEE Symposium on Computer Arithmetic, 2003. Proceedings., pp.104-111, 2003.
DOI : 10.1109/ARITH.2003.1207666

L. Dadda, Multioperand Parallel Decimal Adder: A Mixed Binary and BCD Approach, IEEE Transactions on Computers, vol.56, issue.10, pp.1320-1328, 2007.
DOI : 10.1109/TC.2007.1067

L. Eisen, IBM POWER6 accelerators: VMX and DFU, IBM Journal of Research and Development, vol.51, issue.6, pp.663-684, 2007.
DOI : 10.1147/rd.516.0663

M. A. Erle and M. J. Schulte, Decimal multiplication via carry-save addition, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003, pp.348-358, 2003.
DOI : 10.1109/ASAP.2003.1212858

M. A. Erle, E. M. Schwarz, and M. J. Schulte, Decimal Multiplication with Efficient Partial Product Generation, 17th IEEE Symposium on Computer Arithmetic (ARITH'05), pp.21-28, 2005.
DOI : 10.1109/ARITH.2005.15

H. Fischer and W. Rohsaint, Circuit Arrangement for Adding or Subtracting Operands in BCD-Code or Binary-Code, US Patent 5, p.423, 1992.

U. Grupe, Decimal Adder, US Patent 3, 1976.

W. Haller, U. Krauch, and H. Wetter, Combined Binary/Decimal Adder Unit, US patent 5, p.319, 1999.

J. Hormigo, M. Ortiz, F. Quiles, F. J. Jaime, J. Villalba et al., Efficient Implementation of Carry-Save Adders in FPGAs, 2009 20th IEEE International Conference on Application-specific Systems, Architectures and Processors, pp.207-210, 2009.
DOI : 10.1109/ASAP.2009.22

R. D. Kenney and M. J. Schulte, High-Speed Multioperand Decimal Adders, IEEE Transactions on Computers, vol.54, issue.8, pp.953-963, 2005.
DOI : 10.1109/TC.2005.129

T. Lang and A. Nannarelli, A Radix-10 Combinational Multiplier, 2006 Fortieth Asilomar Conference on Signals, Systems and Computers, pp.313-317, 2006.
DOI : 10.1109/ACSSC.2006.354758

P. M. Martinez, V. Javier, and B. Eduardo, On the design of FPGA-based Multioperand Pipeline Adders, XII Design of Circuits and Integrated System Conference, 1997.

H. Parandeh-afshar, P. Brisk, and P. Ienne, Efficient synthesis of compressor trees on FPGAs, 2008 Asia and South Pacific Design Automation Conference, pp.138-143, 2008.
DOI : 10.1109/ASPDAC.2008.4483927

R. K. Richards, Arithmetic Operations in Digital Computers, D. Van Nostrand Company, 1955.

M. Schmookler and A. Weinberger, High Speed Decimal Addition, IEEE Transactions on Computers, vol.20, issue.8, pp.862-866, 1971.
DOI : 10.1109/T-C.1971.223362

E. Schwarz, J. Kapernick, and M. Cowlishaw, Decimal floating-point support on the IBM System z10 processor, IBM Journal of Research and Development, vol.53, issue.1, 2009.
DOI : 10.1147/JRD.2009.5388585

B. Shirazi, D. Y. Yun, and C. N. Zhang, RBCD: redundant binary coded decimal adder, IEE Proceedings -Computers and Digital Techniques, pp.156-160, 1989.
DOI : 10.1049/ip-e.1989.0021

D. Strenski, J. Simkins, R. Walke, and R. Wittig, Evaluating FPGAs for Floating-Point Performance, Intl, High-Performance Reconfigurable Computing Technology and Applications, pp.1-6, 2008.

A. Svoboda, Decimal Adder with Signed Digit Arithmetic, IEEE Transactions on Computers, vol.18, issue.3, pp.212-215, 1969.
DOI : 10.1109/T-C.1969.222633

A. Vazquez and E. Antelo, Conditional Speculative Decimal Addition, 7th Conference on Real Numbers and Computers (RNC 7), pp.47-57, 2006.

A. Vazquez, E. Antelo, and P. Montuschi, Improved Design of High-Performance Parallel Decimal Multipliers, IEEE Transactions on Computers, vol.59, issue.5, pp.679-693, 2010.
DOI : 10.1109/TC.2009.167
URL : https://hal.archives-ouvertes.fr/ensl-00560255

X. Inc, Virtex-6 User Guide, 2009.

S. Xing and W. H. Yu, FPGA adders: performance evaluation and optimal design, IEEE Design & Test of Computers, vol.15, issue.1, pp.24-29, 1998.
DOI : 10.1109/54.655179