An MDE approach for modeling network on chip topologies

Abstract : Network on Chip (NoC) is a research field path that primarily addresses the global communication in System on Chip (SoC).The selected topology of the components interconnects plays a prime role in the performance of NoC architecture, for NoC conception, high-level synthesis approaches are utilized thus the behaviorally description of the system is refined into an accurate register-transfer-level (RTL) design for SoC implementation. In the recent MARTE (Modeling and Analysis of Real-time and Embedded Systems) Profile, a notion of multidimensional multiplicity has been proposed to model repetitive structures and topology. This paper presents a contribution for a new methodology for modeling NoC based Model Driven Architecture and the Modeling and Analysis of Real-Time and embedded System (MARTE), it aims to prove the effectiveness of standard MARTE in modeling irregular or globally irregular locally regular architectures. We will start this work by high level abstraction to reach low level through generated VHDL code.
Document type :
Conference papers
Liste complète des métadonnées

https://hal.inria.fr/inria-00526629
Contributor : Mister Dart <>
Submitted on : Friday, October 15, 2010 - 11:34:08 AM
Last modification on : Thursday, February 21, 2019 - 10:52:48 AM

Identifiers

Collections

Citation

M. Elhaji, Pierre Boulet, S. Meftali, A. Zitouni, J. Dekeyser, et al.. An MDE approach for modeling network on chip topologies. Design and Technology of Integrated Systems in Nanoscale Era (DTIS), 2010 5th International Conference on, Mar 2010, Hammamet, Tunisia. 2010, 〈10.1109/DTIS.2010.5487596〉. 〈inria-00526629〉

Share

Metrics

Record views

287