Towards Automatic Accuracy Validation and Optimization of Fixed-Point Hardware Descriptions in SystemC

Arnaud Tisserand 1
1 CAIRN - Energy Efficient Computing ArchItectures with Embedded Reconfigurable Resources
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
Keywords : computer arithmetic fixed-point arithmetic operator accuracy rounding error integrated circuit hardware description language
Type de document :
Communication dans un congrès
14th GAMM-IMACS International Symposium on Scientific Computing, Computer Arithmetic and Validated Numerics (SCAN), Sep 2010, Lyon, France. 2010
Liste complète des métadonnées
https://hal.inria.fr/inria-00536554
Contributeur : Arnaud Tisserand <>
Soumis le : mardi 16 novembre 2010 - 14:07:16
Dernière modification le : mercredi 16 mai 2018 - 11:23:26

Identifiants

  • HAL Id : inria-00536554, version 1

Collections

INRIA | IRISA | IRISA-D3 | UR1-UFR-ISTIC | UNIV-RENNES

Citation

Arnaud Tisserand. Towards Automatic Accuracy Validation and Optimization of Fixed-Point Hardware Descriptions in SystemC. 14th GAMM-IMACS International Symposium on Scientific Computing, Computer Arithmetic and Validated Numerics (SCAN), Sep 2010, Lyon, France. 2010. 〈inria-00536554〉

Exporter

BibTeX TEI DC DCterms EndNote

Partager

Métriques

Consultations de la notice

284

Contact


archive-ouverte@inria.fr