Hardware implementation of DBNS recoding for ECC processor

Abstract : In elliptic curve cryptography (ECC), arithmetic is a key element for designing efficient and secure cryptosystems. Finite fields arithmetic units should be fast to perform numerous and various computations (additions, subtractions, multiplications, inversions in the field) on large numbers (160-600 bits). For cost reasons, arithmetic operators should also be area, memory and power efficient. Finally, for security reasons, they should not reveal internal information during physical attacks such as side channel analysis. In this work, we study FPGA implementations of various recoding schemes for secure ECC coprocessors. In ECC protocols, the main operation is the scalar multiplication [k]P where k is a large integer (160-600 bits) and P a point on the elliptic curve. In order to prevent from side channel analysis, k should be recoded at run time. Standard recodings schemes are Non-Adjacent Forms (NAF and w-NAF) where a signed-digit representation is used. Double-Base Number System (DBNS) has been proposed to reduce the number of non-zero digits in DBNS recoded values. DBNS is a very redundant number system and it allows sparse representations of numbers. We study the implementation of DBNS recoding schemes in FPGA for secure ECC coprocessors. We implement and analyze the cost and speed of the greedy DBNS conversion and various on-line DBNS transformations operations. We compare the performance aspects of DBNS and standard recoding schemes such as NAF and w-NAF.
Type de document :
Communication dans un congrès
44rd Asilomar Conference on Signals, Systems and Computers, Nov 2010, Pacific Grove, California, United States. IEEE, pp.1129-1133, 2010, 〈10.1109/ACSSC.2010.5757580〉
Liste complète des métadonnées

https://hal.inria.fr/inria-00536587
Contributeur : Arnaud Tisserand <>
Soumis le : lundi 9 mai 2011 - 12:14:54
Dernière modification le : mercredi 16 mai 2018 - 11:23:26
Document(s) archivé(s) le : mercredi 10 août 2011 - 02:24:23

Fichier

05757580.pdf
Fichiers éditeurs autorisés sur une archive ouverte

Identifiants

Citation

Thomas Chabrier, Danuta Pamula, Arnaud Tisserand. Hardware implementation of DBNS recoding for ECC processor. 44rd Asilomar Conference on Signals, Systems and Computers, Nov 2010, Pacific Grove, California, United States. IEEE, pp.1129-1133, 2010, 〈10.1109/ACSSC.2010.5757580〉. 〈inria-00536587〉

Partager

Métriques

Consultations de la notice

339

Téléchargements de fichiers

200