R. Alur, T. Dang, J. Esposito, Y. Hur, F. Ivancic et al., Hierarchical modeling and analysis of embedded systems, Proceedings of the IEEE, vol.91, issue.1, pp.9111-9139, 2003.
DOI : 10.1109/JPROC.2002.805817

L. Besnard, T. Gautier, P. L. Guernic, and J. Talpin, Compilation of Polychronous Data Flow Equations, Correct-by-Construction Embedded Software Synthesis: Formal Frameworks, Methodologies, and Tools, 2010.
DOI : 10.1007/978-1-4419-6400-7_1
URL : https://hal.archives-ouvertes.fr/inria-00540493

M. Y. Chkouri, A. Robert, M. Bozga, and J. Sifakis, Translating AADL into BIP - Application to the Verification of Real-Time Systems, International Workshop on Model Based Architecting and Construction of Embedded Systems (ACES'08), 2008.
DOI : 10.1007/978-3-540-77419-8_5

J. Eker, J. Janneck, E. Lee, J. Liu, J. Ludwig et al., Taming heterogeneity - the Ptolemy approach, Proc. IEEE, pp.127-144, 2003.
DOI : 10.1109/JPROC.2002.805829

A. Gamatié, T. Gautier, and L. Besnard, Modeling of Avionics Applications and Performance Evaluation Techniques Using the Synchronous Language SIGNAL, SLAP'03, 2003.
DOI : 10.1016/j.entcs.2003.05.002

A. Kountouris and P. L. Guernic, Profiling of SIGNAL programs and its application in the timing evaluation of design implementations, IEE Colloquium on Hardware-Software Cosynthesis for Reconfigurable Systems, 1996.
DOI : 10.1049/ic:19960225
URL : https://hal.archives-ouvertes.fr/hal-00544253

P. , L. Guernic, J. Talpin, and J. Lann, Polychrony for System Design, Journal for Circuits, Systems and Computers, vol.12, issue.3, pp.261-304, 2003.
URL : https://hal.archives-ouvertes.fr/hal-00730480

D. A. Mathaikutty, H. D. Patel, S. K. Shukla, and A. Jantsch, SML-Sys: a functional framework with multiple models of computation for modeling heterogeneous system. Design Automation for Embedded Systems, pp.1-30, 2008.

D. Monteverde, A. Olivero, S. Yovine, and V. Braberman, VTS-based Specification and Verification of Behavioral Properties of AADL Models, International Workshop on Model Based Architecting and Construction of Embedded Systems (ACES'08, 2008.

I. Sander and A. Jantsch, System Modeling and Transformational Design Refinement in ForSyDe, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.23, issue.1, pp.17-32, 2004.
DOI : 10.1109/TCAD.2003.819898

F. Singhoff and A. Plantec, AADL modeling and analysis of hierarchical schedulers, ACM international conference on Ada (SIGAda'07), 2007.
URL : https://hal.archives-ouvertes.fr/hal-00502359

C. The, Cost-efficient methods and processes for safety relevant embedded systems, 2010.

A. Toom, T. Naks, M. Pantel, M. Gandriau, and I. Wati, Gene-Auto: An Automatic Code Generator for a Safe Subset of SimuLink/StateFlow and Scicos, European Conference on Embedded Real-Time Software (ERTS'08), 2008.