Generic compiler suite -http://gecos.gforge.inria.fr ,
Efficient scheduling of conditional behaviors for high-level synthesis, ACM Transactions on Design Automation of Electronic Systems, vol.7, issue.3, pp.380-412, 2002. ,
DOI : 10.1145/567270.567272
URL : https://hal.archives-ouvertes.fr/hal-00544901
Global approach to assignment and scheduling of complex behaviors based on HCDG and constraint programming, Journal of Systems Architecture, vol.49, issue.12-15, pp.489-503, 2003. ,
DOI : 10.1016/S1383-7621(03)00075-4
Dataflow analysis of array and scalar references, International Journal of Parallel Programming, vol.24, issue.4, 1991. ,
DOI : 10.1007/BF01407931
Constraint-Driven Identification of Application Specific Instructions in the DURASE System, SAMOS IX: International Workshop on Systems , Architectures, Modeling and Simulation, 2009. ,
DOI : 10.1145/785411.785416
URL : https://hal.archives-ouvertes.fr/inria-00449798
An iterative algorithm for hardware-software partitioning, hardware design space exploration and scheduling. design automation for embedded systems, Design Automation for Embedded Systems, vol.5, issue.3/4, pp.281-293, 2000. ,
DOI : 10.1023/A:1008954218909
System-level scheduling on instruction cell based reconfigurable systems, DATE '06: Proceedings of the conference on Design, automation and test in Europe, 2006. ,
A parametrized branch-and-bound strategy for scheduling precedence-constrained tasks on a multiprocessor system, Proceedings of the 1997 International Conference on Parallel Processing (Cat. No.97TB100162), p.158, 1997. ,
DOI : 10.1109/ICPP.1997.622580
Optimal Simultaneous Scheduling, Binding and Routing for Processor-Like Reconfigurable Architectures, 2006 International Conference on Field Programmable Logic and Applications, 2006. ,
DOI : 10.1109/FPL.2006.311262
Optimal mapping of DSP algorithms on commercially available off-the-shelf (COTS) VLIW DSPs Consumer Electronics, IEEE Transactions on, vol.53, pp.1061-1067, 2007. ,
An approach to high-level synthesis using constraint logic programming, Proceedings. 24th EUROMICRO Conference (Cat. No.98EX204), pp.74-82, 1998. ,
DOI : 10.1109/EURMIC.1998.711780
Architecturedriven synthesis of reconfigurable cells, Proc. of the 12th Euromicro conference on Digital System Design (DSD), pp.531-538, 2009. ,
URL : https://hal.archives-ouvertes.fr/inria-00449757
How constrains programming can help you in the generation of optimized application specific reconfigurable processor extensions, Proc. of The Intl. Conference on Engineering of Reconfigurable Systems and Algorithms, 2009. ,
Automatic design of application-specific reconfigurable processor extensions with UPaK synthesis kernel, ACM Transactions on Design Automation of Electronic Systems, vol.15, issue.1, pp.1-36, 2009. ,
DOI : 10.1145/1640457.1640458
URL : https://hal.archives-ouvertes.fr/inria-00451649
Solving embedded system scheduling problems using constraint programming, 2000. ,
Modern development methods and tools for embedded reconfigurable systems: A survey, Integration, the VLSI Journal, vol.43, issue.1, pp.1-33, 2010. ,
DOI : 10.1016/j.vlsi.2009.06.002
An evolutionary approach to systemlevel synthesis, CODES '97: Proceedings of the 5th International Workshop on Hardware/Software Co-Design, p.167, 1997. ,
Static scheduling techniques for dependent tasks on dynamically reconfigurable devices, Journal of Systems Architecture, vol.53, issue.11, pp.861-876, 2007. ,
DOI : 10.1016/j.sysarc.2007.02.004
Constraints-driven scheduling and resource assignment, ACM Transactions on Design Automation of Electronic Systems, vol.8, issue.3, pp.355-383, 2003. ,
DOI : 10.1145/785411.785416
JaCoP Library. User's Guide, 2009. ,
Handbook of Constraint Programming (Foundations of Artificial Intelligence), 2006. ,