Efficient implementation of Parallel BCD Multiplication in LUT-6 FPGAs - Archive ouverte HAL Access content directly
Conference Papers Year : 2010

Efficient implementation of Parallel BCD Multiplication in LUT-6 FPGAs

(1) , (1)
1
Alvaro Vazquez
  • Function : Author
  • PersonId : 880660
Florent de Dinechin

Abstract

Decimal multiplication is one of the most frequent operations used by many financial, business and user-oriented applications but current implementations in FPGAs are very inefficient in terms of both area and latency when compared to binary multipliers. In this paper we present a new method for implementing BCD multiplication more efficiently than previous proposals in current FPGA devices with 6-input LUTs. In particular, a combinational implementation maps quite well into the slice structure of the Xilinx Virtex-5/Virtex-6 families and it is highly pipelineable. The synthesis results for a Virtex-6 device indicate that our proposal outperforms the area and latency figures of previous implementations in FPGAs.
Not file

Dates and versions

inria-00546028 , version 1 (13-12-2010)

Identifiers

  • HAL Id : inria-00546028 , version 1

Cite

Alvaro Vazquez, Florent de Dinechin. Efficient implementation of Parallel BCD Multiplication in LUT-6 FPGAs. 2010 International Conference on Field-Programmable Technology, Dec 2010, Beijing, China. ⟨inria-00546028⟩
77 View
0 Download

Share

Gmail Facebook Twitter LinkedIn More