Skip to Main content Skip to Navigation
Conference papers

Designing a CPU model: from a pseudo-formal document to fast code

Frédéric Blanqui 1, * Claude Helmstetter 1, * Vania Joloboff 1 Jean-François Monin 1, 2, * Xiaomu Shi 1 
* Corresponding author
1 FORMES - Formal Methods for Embedded Systems
LIAMA - Laboratoire Franco-Chinois d'Informatique, d'Automatique et de Mathématiques Appliquées, Inria Paris-Rocquencourt
Abstract : For validating low level embedded software, engineers use simulators that take the real binary as input. Like the real hardware, these full-system simulators are organized as a set of components. The main component is the CPU simulator (ISS), because it is the usual bottleneck for the simulation speed, and its development is a long and repetitive task. Previous work showed that an ISS can be generated from an Architecture Description Language (ADL). In the work reported in this paper, we generate a CPU simulator directly from the pseudo-formal descriptions of the reference manual. For each instruction, we extract the information describing its behavior, its binary encoding, and its assembly syntax. Next, after automatically applying many optimizations on the extracted information, we generate a SystemC/TLM ISS. We also generate tests for the decoder and a formal specification in Coq. Experiments show that the generated ISS is as fast and stable as our previous hand-written ISS.
Complete list of metadata

Cited literature [13 references]  Display  Hide  Download

https://hal.inria.fr/inria-00546228
Contributor : Frédéric Blanqui Connect in order to contact the contributor
Submitted on : Tuesday, September 20, 2011 - 3:52:07 AM
Last modification on : Thursday, February 3, 2022 - 11:18:28 AM
Long-term archiving on: : Tuesday, November 13, 2012 - 2:00:18 PM

Files

simlight2.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : inria-00546228, version 1
  • ARXIV : 1109.4351

Collections

Citation

Frédéric Blanqui, Claude Helmstetter, Vania Joloboff, Jean-François Monin, Xiaomu Shi. Designing a CPU model: from a pseudo-formal document to fast code. 3rd Workshop on: Rapid Simulation and Performance Evaluation: Methods and Tools, Jan 2011, Heraklion, Greece. ⟨inria-00546228⟩

Share

Metrics

Record views

254

Files downloads

108