Designing a CPU model: from a pseudo-formal document to fast code

Frédéric Blanqui 1, * Claude Helmstetter 1, * Vania Joloboff 1 Jean-François Monin 1, 2, * Xiaomu Shi 1
* Auteur correspondant
1 FORMES - Formal Methods for Embedded Systems
LIAMA - Laboratoire Franco-Chinois d'Informatique, d'Automatique et de Mathématiques Appliquées, Inria Paris-Rocquencourt
Abstract : For validating low level embedded software, engineers use simulators that take the real binary as input. Like the real hardware, these full-system simulators are organized as a set of components. The main component is the CPU simulator (ISS), because it is the usual bottleneck for the simulation speed, and its development is a long and repetitive task. Previous work showed that an ISS can be generated from an Architecture Description Language (ADL). In the work reported in this paper, we generate a CPU simulator directly from the pseudo-formal descriptions of the reference manual. For each instruction, we extract the information describing its behavior, its binary encoding, and its assembly syntax. Next, after automatically applying many optimizations on the extracted information, we generate a SystemC/TLM ISS. We also generate tests for the decoder and a formal specification in Coq. Experiments show that the generated ISS is as fast and stable as our previous hand-written ISS.
Type de document :
Communication dans un congrès
3rd Workshop on: Rapid Simulation and Performance Evaluation: Methods and Tools, Jan 2011, Heraklion, Greece. 2010
Liste complète des métadonnées

Littérature citée [13 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/inria-00546228
Contributeur : Frédéric Blanqui <>
Soumis le : mardi 20 septembre 2011 - 03:52:07
Dernière modification le : mercredi 10 octobre 2018 - 14:28:10
Document(s) archivé(s) le : mardi 13 novembre 2012 - 14:00:18

Fichiers

simlight2.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : inria-00546228, version 1
  • ARXIV : 1109.4351

Collections

Citation

Frédéric Blanqui, Claude Helmstetter, Vania Joloboff, Jean-François Monin, Xiaomu Shi. Designing a CPU model: from a pseudo-formal document to fast code. 3rd Workshop on: Rapid Simulation and Performance Evaluation: Methods and Tools, Jan 2011, Heraklion, Greece. 2010. 〈inria-00546228〉

Partager

Métriques

Consultations de la notice

383

Téléchargements de fichiers

161