Skip to Main content Skip to Navigation
New interface

Logical Time @ Work for the Modeling and Analysis of Embedded Systems

Frédéric Mallet 1 
1 AOSTE - Models and methods of analysis and optimization for systems with real-time and embedding constraints
CRISAM - Inria Sophia Antipolis - Méditerranée , Inria Paris-Rocquencourt, Laboratoire I3S - COMRED - COMmunications, Réseaux, systèmes Embarqués et Distribués
Abstract : Logical time is a relaxed form of time promoted by synchronous languages that is functional, elastic (can be abstracted or refined), and multiform. All these properties make logical time adequate also at design time, whereas precise physical time annotations should only matter in later post-synthesis stages. The Clock Constraint Specification Language (CCSL) is a concrete language dedicated to the modeling and analysis of logical time properties. CCSL was initially defined as a companion for the time model of the UML profile for MARTE. It has now become a full-fledged domain-specific modeling language for capturing causal, chronological and timed relationships. It should complement other syntactic models to capture their underlying model of computation. This book starts by describing the historical models of concurrency that have inspired the construction of CCSL. Then, CCSL is introduced and used to build libraries dedicated to two emerging standard models from the automotive (East-ADL) and the avionic (AADL) domains. Finally, an observer-based technique to verify Esterel and VHDL implementations against CCSL specifications is presented.
Document type :
Complete list of metadata
Contributor : Frédéric Mallet Connect in order to contact the contributor
Submitted on : Monday, January 31, 2011 - 7:13:06 PM
Last modification on : Thursday, August 4, 2022 - 4:52:32 PM


  • HAL Id : inria-00561247, version 1



Frédéric Mallet. Logical Time @ Work for the Modeling and Analysis of Embedded Systems. LAP LAMBERT Academic Publishing, pp.124, 2011, 978-3-8433-9388-1. ⟨inria-00561247⟩



Record views