L. Benini, G. D. Micheli, W. J. Dally, and B. Towles, Networks on chips: a new SoC paradigm, Design Automation Conference, pp.70-78, 2001.
DOI : 10.1109/2.976921
URL : http://infoscience.epfl.ch/record/165542

M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik et al., Addressing the system-on-a-chip interconnect woes through communication-based design, Proceedings of the 38th conference on Design automation , DAC '01, pp.667-672, 2001.
DOI : 10.1145/378239.379045

U. Y. Ogras and R. Marculescu, Application-specific network-on-chip architecture customization via long-range link insertion, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005., pp.246-253, 2005.
DOI : 10.1109/ICCAD.2005.1560072

F. Moraes, HERMES: an infrastructure for low area overhead packet-switching networks on chip, Integration, the VLSI Journal, vol.38, issue.1, pp.69-93, 2004.
DOI : 10.1016/j.vlsi.2004.03.003

M. Dall-'osso, G. Biccari, L. Giovannini, D. Bertozzi, and L. Benini, Xpipes: a latency insensitive parameterized network-on-chip architecture for multiprocessor SoCs, Computer Design, 2003. Proceedings. 21st International Conference on, pp.536-539, 2003.

F. Karim, A. Nguyen, S. Dey, and R. Rao, On-chip communication architecture for OC-768 network processors, Proceedings of the 38th conference on Design automation , DAC '01, pp.678-683, 2001.
DOI : 10.1145/378239.379047

R. Holsmark and S. Kumar, Design issues and performance evaluation of mesh NoC with regions, 2005 NORCHIP, pp.40-43, 2005.
DOI : 10.1109/NORCHP.2005.1596984

A. Hemani, A. Jantsch, S. Kumar, A. Postula, M. Millberg et al., Network on chip: An architecture for billion transistor era UML profile for MARTE: modeling and analysis of Real-Time embedded systems, version 1.0, Proceedings of the IEEE NorChip Conference, pp.2009-2020, 2000.

P. Boulet, P. Marquet, E. Piel, and J. Taillard, Repetitive allocation modeling with MARTE, Proceedings of the Forum on Specification & Design Languages, 2007.
URL : https://hal.archives-ouvertes.fr/inria-00565160

A. Cuccuru, J. Dekeyser, P. Marquet, and P. Boulet, Towards UML 2 extensions for compact modeling of regular complex topologies, " in Model Driven Engineering Languages and Systems, ser. Lecture Notes in Computer Science, pp.445-459, 1007.

K. Srinivasan, K. Chatha, and G. Konjevod, Linear-programming-based techniques for synthesis of network-on-chip architectures Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.14, issue.4, pp.407-420, 2006.

S. Murali and G. D. Micheli, SUNMAP, Proceedings of the 41st annual conference on Design automation , DAC '04, pp.914-919, 2004.
DOI : 10.1145/996566.996809

M. Zid, A. Zitouni, A. Baganne, and R. Tourki, Nouvelles architectures g??n??riques de NoC, Techniques et sciences informatiques, vol.28, issue.1, pp.101-133, 2009.
DOI : 10.3166/tsi.28.101-133

M. Coppola, R. Locatelli, G. Maruccia, L. Pieralisi, and A. Scandurra, Spidergon: a novel on-chip communication network, 2004 International Symposium on System-on-Chip, 2004. Proceedings., p.15, 2004.
DOI : 10.1109/ISSOC.2004.1411133

J. Schmaltz and D. Borrione, A Generic Network on Chip Model, Theorem Proving in Higher Order Logics, ser. Lecture Notes in Computer Science, pp.310-325, 1007.
DOI : 10.1007/11541868_20
URL : https://hal.archives-ouvertes.fr/hal-01469496

T. Braunl, Parallaxis-III: a structured data-parallel programming language, Proceedings 1st International Conference on Algorithms and Architectures for Parallel Processing, pp.43-52, 1995.
DOI : 10.1109/ICAPP.1995.472168