Skip to Main content Skip to Navigation
New interface
Reports (Research report)

The weakest failure detector to implement a register in asynchronous systems with hybrid communication

Damien Imbs 1 Michel Raynal 1 
1 ASAP - As Scalable As Possible: foundations of large scale dynamic distributed systems
Inria Rennes – Bretagne Atlantique , IRISA-D1 - SYSTÈMES LARGE ÉCHELLE
Abstract : This paper introduces an asynchronous crash-prone hybrid system model. The system is hybrid in the way the processes can communicate. On the one side, a process can send messages to any other process. On another side, the processes are partitioned into clusters and each cluster has its own read/write shared memory. In addition to the model, a main contribution of the paper concerns the implementation of an atomic register in this system model. More precisely, a new failure detector (denoted MΣ) is introduced and it is shown that, when considering the information on failures needed to implement a register, this failure detector is the weakest. To that end, the paper presents an MΣ-based algorithm that builds a register in the considered hybrid system model and shows that it is possible to extract MΣ from any failure detector-based algorithm that implements a register in this model. The paper also (a) shows that MΣ is strictly weaker than Σ (which is the weakest failure detector to implement a register in a classical message-passing system) and (b) presents a necessary and sufficient condition to implement MΣ in a hybrid communication system.
Document type :
Reports (Research report)
Complete list of metadata

Cited literature [13 references]  Display  Hide  Download
Contributor : Ist Rennes Connect in order to contact the contributor
Submitted on : Tuesday, April 5, 2011 - 8:54:19 AM
Last modification on : Wednesday, October 26, 2022 - 8:15:59 AM
Long-term archiving on: : Thursday, November 8, 2012 - 1:26:03 PM


Files produced by the author(s)


  • HAL Id : inria-00583155, version 1


Damien Imbs, Michel Raynal. The weakest failure detector to implement a register in asynchronous systems with hybrid communication. [Research Report] PI-1972, 2011, pp.11. ⟨inria-00583155⟩



Record views


Files downloads