Towards a Time-predictable Dual-Issue Microprocessor: The Patmos Approach

Abstract : Current processors are optimized for average case performance, often leading to a high worst-case execution time (WCET). Many architectural features that increase the average case performance are hard to be modeled for the WCET analysis. In this paper we present Patmos, a processor optimized for low WCET bounds rather than high average case performance. Patmos is a dual- issue, statically scheduled RISC processor. The instruction cache is organized as a method cache and the data cache is organized as a split cache in order to simplify the cache WCET analysis. To fill the dual-issue pipeline with enough useful instructions, Patmos relies on a customized compiler. The compiler also plays a central role in optimizing the application for the WCET instead of average case performance.
Complete list of metadatas

Cited literature [21 references]  Display  Hide  Download

https://hal.inria.fr/inria-00585320
Contributor : Florian Brandner <>
Submitted on : Tuesday, April 12, 2011 - 3:19:01 PM
Last modification on : Thursday, November 21, 2019 - 2:31:59 AM
Long-term archiving on: Thursday, November 8, 2012 - 4:11:41 PM

File

schoeberl-ppes11.pdf
Publisher files allowed on an open archive

Identifiers

Collections

Citation

Martin Schoeberl, Pascal Schleuniger, Wolfgang Puffitsch, Florian Brandner, Christian W. Probst, et al.. Towards a Time-predictable Dual-Issue Microprocessor: The Patmos Approach. Bringing Theory to Practice: Predictability and Performance in Embedded Systems, Philipp Lucas, Lothar Thiele, Benoit Triquet, Theo Ungerer, and Reinhard Wilhelm, Mar 2011, Grenoble, France. pp.11-21, ⟨10.4230/OASIcs.PPES.2011.11⟩. ⟨inria-00585320⟩

Share

Metrics

Record views

695

Files downloads

1102