Skip to Main content Skip to Navigation
Conference papers

System Synthesis from AADL using Polychrony

yue Ma 1 Huafeng yu 1 Thierry Gautier 1 Jean-Pierre Talpin 1 Loïc Besnard 1 Paul Le Guernic 1 
1 ESPRESSO - Synchronous programming for the trusted component-based engineering of embedded systems and mission-critical systems
IRISA - Institut de Recherche en Informatique et Systèmes Aléatoires, Inria Rennes – Bretagne Atlantique
Abstract : The increasing system complexity and time to market constraints are great challenges in current electronic system design. Raising the level of abstraction in the design and performing fast yet efficient high-level analysis, validation and synthesis has been widely advocated and considered as a promising solution. Motivated by the same approach, our work on system-level synthesis is presented in this paper: use the high-level modeling, domain-specific, language AADL for system-level co-design; use the formal framework Polychrony, based on the synchronous language SIGNAL, for analysis, validation and synthesis. According to SIGNAL's polychronous model of computation, we propose a model for AADL, which takes both software, hardware and allocation into account. This model enables an early phase timing analysis and synthesis via tools associated with Polychrony.
Complete list of metadata

Cited literature [17 references]  Display  Hide  Download
Contributor : Yu Huafeng Connect in order to contact the contributor
Submitted on : Sunday, May 22, 2011 - 12:51:23 PM
Last modification on : Friday, February 4, 2022 - 3:22:01 AM
Long-term archiving on: : Friday, November 9, 2012 - 11:56:02 AM


Files produced by the author(s)


  • HAL Id : inria-00594943, version 1


yue Ma, Huafeng yu, Thierry Gautier, Jean-Pierre Talpin, Loïc Besnard, et al.. System Synthesis from AADL using Polychrony. Electronic System Level Synthesis Conference, Jun 2011, San Diego, California, United States. ⟨inria-00594943⟩



Record views


Files downloads