C. André, Syntax and Semantics of the Clock Constraint Specification Language (CCSL), 2009.

A. Benveniste, P. Caspi, S. A. Edwards, N. Halbwachs, P. L. Guernic et al., The synchronous languages twelve years later, Proceedings of the IEEE, pp.64-83, 2003.

B. Berthomieu, J. Bodeveix, P. Farail, M. Filali, H. Garavel et al., Fiacre: an Intermediate Language for Model Verification in the Topcased Environment, ERTS, 2008.
URL : https://hal.archives-ouvertes.fr/inria-00262442

L. Besnard, T. Gautier, P. L. Guernic, and J. Talpin, Compilation of Polychronous Data Flow Equations, Synthesis of Embedded Software, pp.1-40, 2010.
DOI : 10.1007/978-1-4419-6400-7_1

URL : https://hal.archives-ouvertes.fr/inria-00540493

F. Boussinot and R. De-simone, The ESTEREL language, Proceedings of the IEEE, 1991.
DOI : 10.1109/5.97299

URL : https://hal.archives-ouvertes.fr/inria-00075075

N. Halbwachs and S. Baghdadi, Synchronous Modelling of Asynchronous Systems, EMSOFT'02, 2002.
DOI : 10.1007/3-540-45828-X_18

N. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud, The Synchronous Dataflow Programming Language LUSTRE, Proceedings of the IEEE, pp.1305-1320, 1991.

A. Kountouris and P. L. Guernic, Profiling of SIGNAL programs and its application in the timing evaluation of design implementations, IEE Colloquium on Hardware-Software Cosynthesis for Reconfigurable Systems, 1996.
DOI : 10.1049/ic:19960225

URL : https://hal.archives-ouvertes.fr/hal-00544253

P. , L. Guernic, T. Gautier, M. L. Borgne, and C. L. Maire, Programming Real-Time Applications with SIGNAL, Proc. of the IEEE, 1991.
URL : https://hal.archives-ouvertes.fr/inria-00540460

P. Le-guernic, J. Talpin, and J. Le-lann, POLYCHRONY for System Design, Journal of Circuits, Systems and Computers, vol.12, issue.03, 2002.
DOI : 10.1142/S0218126603000763

URL : https://hal.archives-ouvertes.fr/hal-00730480

Y. Ma, J. Talpin, and T. Gautier, Interpretation of AADL Behavior Annex into Synchronous Formalism Using SSA, 2010 10th IEEE International Conference on Computer and Information Technology, pp.2361-2366, 2010.
DOI : 10.1109/CIT.2010.406

URL : https://hal.archives-ouvertes.fr/hal-00554416

F. Mallet, C. André, and J. Antoni, Executing AADL Models with UML/MARTE, 2009 14th IEEE International Conference on Engineering of Complex Computer Systems, pp.371-376, 2009.
DOI : 10.1109/ICECCS.2009.10

URL : https://hal.archives-ouvertes.fr/inria-00416592

H. Marchand, P. Bournai, M. L. Borgne, and P. L. Guernic, Synthesis of Discrete-Event Controllers based on the SIGNAL Environment, Discrete Event Dynamic System: Theory and Applications, 2000.
URL : https://hal.archives-ouvertes.fr/hal-00546147

V. Nguyen, T. Noll, and M. Odenbrett, Slicing AADL Specifications for Model Checking, NFM'10, pp.217-221, 2010.

S. Aerospace, Architecture Analysis and Design Language (AADL). SAE AS5506A, 2009.

F. Singhoff and A. Plantec, AADL Modeling and Analysis of Hierarchical Schedulers, ACM SIGAda Letters, vol.27, issue.3, pp.41-50, 2007.
URL : https://hal.archives-ouvertes.fr/hal-00502359

H. Yu, Y. Ma, Y. Glouche, J. Talpin, L. Besnard et al., System-level co-simulation of integrated avionics using polychrony, Proceedings of the 2011 ACM Symposium on Applied Computing, SAC '11, 2011.
DOI : 10.1145/1982185.1982263

URL : https://hal.archives-ouvertes.fr/inria-00536907