P. Coussy and A. Morawiec, High-Level Synthesis: From Algorithm to Digital Circuit, 2008.
DOI : 10.1007/978-1-4020-8588-8

S. Gupta, N. Dutt, R. Gupta, and A. Nicolau, SPARK: a high-level synthesis framework for applying parallelizing compiler transformations, 16th International Conference on VLSI Design, 2003. Proceedings., pp.461-466, 2003.
DOI : 10.1109/ICVD.2003.1183177

H. Devos, K. Beyls, M. Christiaens, J. Van-campenhout, E. D. Hollander et al., Finding and Applying Loop Transformations for Generating Optimized FPGA Implementations, Lecture Notes in Computer Science, vol.11, issue.12, pp.159-178, 2007.
DOI : 10.1109/76.974679

J. M. Cardoso and P. C. Diniz, Compilation Techniques for Reconfigurable Architectures, 2009.
DOI : 10.1007/978-0-387-09671-1

J. Xue, Loop Tiling for Parallelism, 2000.
DOI : 10.1007/978-1-4615-4337-4

U. Bondhugula, A. Hartono, J. Ramanujam, and P. Sadayappan, A practical automatic polyhedral parallelizer and locality optimizer, ACM International Conference on Programming Languages Design and Implementation (PLDI'08), pp.101-113, 2008.

P. Boulet and P. Feautrier, Scanning polyhedra without Do-loops, Proceedings. 1998 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.98EX192), pp.4-9, 1998.
DOI : 10.1109/PACT.1998.727127
URL : https://hal.archives-ouvertes.fr/inria-00564990

D. Chavarría-miranda and J. Mellor-crummey, Effective communication coalescing for data-parallel applications, Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming , PPoPP '05
DOI : 10.1145/1065944.1065948

W. Chen, C. Iancu, and K. Yelick, Communication optimizations for fine-grained UPC applications, 14th International Conference on Parallel Architectures and Compilation Techniques (PACT'05, pp.267-278, 2005.

B. Creusillet, Analyses de régions de tableaux et applications, 1996.

P. Feautrier, The Data Parallel Programming Model, ser. LNCS Tutorial, ch. Automatic Parallelization in the Polytope Model, pp.79-103, 1996.

A. Größlinger, Precise management of scratchpad memories for localizing array accesses in scientific codes, International Conference on Compiler Construction ser. Lecture Notes in Computer Science, pp.236-250, 2009.

S. Baghdadi, A. Größlinger, and A. Cohen, Putting automatic polyhedral compilation for GPGPU to work, presentation at CPC'10, International Workshop on Compilers for Parallel Computers, 2010.
URL : https://hal.archives-ouvertes.fr/inria-00551517

A. Darte, R. Schreiber, and G. Villard, Lattice-Based Memory Allocation, IEEE Transactions on Computers, vol.54, issue.10, pp.1242-1257, 2005.
DOI : 10.1109/TC.2005.167
URL : https://hal.archives-ouvertes.fr/hal-01272969

Y. Bouchebaba and F. Coelho, Tiling and Memory Reuse for Sequences of Nested Loops, 8th International Euro-Par Conference, pp.255-264, 2002.
DOI : 10.1007/3-540-45706-2_34
URL : https://hal.archives-ouvertes.fr/hal-00752850

C. Alias, F. Baray, and A. Darte, Bee+Cl@k: An implementation of lattice-based array contraction in the source-to-source translator Rose, ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES'07), 2007.