C. André, J. Deantoni, F. Mallet, R. , and S. , The Time Model of Logical Clocks Available in the OMG MARTE Profile, Synthesis of Embedded Software: Frameworks and Methodologies for Correctness by Construction, chapter 7, pp.201-227, 2010.
DOI : 10.1007/978-1-4419-6400-7_7

E. Rabie-ben-atitallah, J. Piel, S. Taillard, J. Niar, and . Dekeyser, From high level mpsoc description to systemc code generation, International ModEasy'07 Workshop of the Forum on specification and Design Languages (FDL'07, 2007.

D. D. Gajski, J. Zhu, R. Doemer, A. Gerstlauer, and S. Zhao, SpecC: Specification Language and Methodology, 2000.
DOI : 10.1007/978-1-4615-4515-6

. Th, S. Grötker, G. Liao, S. Martin, and . Swan, System Design with SystemC, 2002.

F. Herrera, P. Sánchez, and E. Villar, Modeling of CSP, KPN and SR Systems with SystemC, 2004.
DOI : 10.1007/1-4020-7991-5_9

J. , L. Tallec, and J. Deantoni, Toward a TLM to RTL refinement: a formal approach, Proc. of the 3rd Junior Researcher W. on Real-Time Computing, JRWRTC'09, in conjunction with the 17th Int. Conf. on Real-Time and Network Systems, RTNS'09, 2009.
URL : https://hal.archives-ouvertes.fr/inria-00494224

F. Mallet, . Ch, R. André, and . De-simone, IP-XACT Components with Abstract Time Characterization, Advances in Design Methods from Modeling Languages for Embedded Systems and SoCs, 2010.
DOI : 10.1007/978-90-481-9304-2_1

K. Marquet and M. Moy, PinaVM, Proceedings of the tenth ACM international conference on Embedded software, EMSOFT '10, 2010.
DOI : 10.1145/1879021.1879032

URL : https://hal.archives-ouvertes.fr/hal-00495874

K. Marquet, M. Moy, and B. Karkare, A theoretical and experimental review of SystemC front-ends, 2010 Forum on Specification & Design Languages (FDL 2010), 2010.
DOI : 10.1049/ic.2010.0140

URL : https://hal.archives-ouvertes.fr/hal-00495886

O. Uml-profile-for and . Marte, Object Management Group OMG document number: formal, pp.9-11, 2009.

D. Hiren, S. K. Patel, and . Shukla, Towards a heterogeneous simulation kernel for system level models: A SystemC kernel for synchronous data flow models. VLSI, IEEE Computer Society Annual Symposium on, 2004.

M. Peraldi-frati and Y. Sorel, From high-level modelling of time in MARTE to real-time scheduling analysis, MoDELS'08 W. on Model Based Architecting and Construction of Embedded Systems on ACES- MB, pp.129-143, 2008.
URL : https://hal.archives-ouvertes.fr/hal-00924390

S. Revol, S. Taha, F. Terrier, A. Clouard, S. Gerard et al., Unifying HW Analysis and SoC Design Flows by Bridging Two Key Standards: UML and IP-XACT, Distributed Embedded Systems: Design, Middleware and Resources IFIP International Federation for Information Processing, 2008.
DOI : 10.1007/978-0-387-09661-2_7

E. Riccobene, P. Scandurra, A. Rosti, and S. Bocchio, A UML 2.0 profile for SystemC, Proceedings of the 5th ACM international conference on Embedded software , EMSOFT '05, 2005.
DOI : 10.1145/1086228.1086254

URL : https://hal.archives-ouvertes.fr/hal-00181192

T. Schattkowsky, T. Xie, and W. Mueller, A uml frontend for ip-xactbased ip management, Conference in Design Automation and Test in Europe, 2009.

J. Zhu, I. Sander, and A. Jantsch, HetMoC: Heterogeneous modeling in SystemC, Proceedings of the Forum on Design Languages, 2010.