Designing Custom Arithmetic Data Paths with FloPoCo, IEEE Design & Test of Computers, vol.28, issue.4 ,
DOI : 10.1109/MDT.2011.44
URL : https://hal.archives-ouvertes.fr/ensl-00646282
GAUT: An architectural synthesis tool for dedicated signal processors, Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference, 1993. ,
DOI : 10.1109/EURDAC.1993.410610
Compilation Techniques for Reconfigurable Architectures, 2009. ,
DOI : 10.1007/978-0-387-09671-1
Spark: A high- level synthesis framework for applying parallelizing com- piler transformations, International Conference on VLSI Designhttp, p.1183177, 2003. ,
Bee+Cl@k: An implementation of latticebased memory reuse in the source-to-source translator ROSE, ACM SIG- PLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES), 2007. ,
High performance linear algebra operations on reconfigurable systems, 2005. ,
Floating-Point Accumulation Circuit for Matrix Applications, 2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp.303-30441, 2006. ,
DOI : 10.1109/FCCM.2006.41
Model Based Design needs high level synthesis - A collection of high level synthesis techniques to improve productivity and quality of results for model based electronic design, 2009 Design, Automation & Test in Europe Conference & Exhibition, pp.1202-1207, 2009. ,
DOI : 10.1109/DATE.2009.5090845
Floating point datapath synthesis for FPGAs, 2008 International Conference on Field Programmable Logic and Applications, 2008. ,
DOI : 10.1109/FPL.2008.4629963
When FPGAs are better at floating-point than microprocessors, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays , FPGA '08, p.174627, 2007. ,
DOI : 10.1145/1344671.1344717
URL : https://hal.archives-ouvertes.fr/ensl-00174627
FPGA-based acceleration of the computations involved in transcranial magnetic stimulation, Southern Programmable Logic Conference, pp.43-48, 2008. ,
Large multipliers with fewer DSP blocks, 2009 International Conference on Field Programmable Logic and Applications, 2009. ,
DOI : 10.1109/FPL.2009.5272296
Integer and floating-point constant multipliers for FPGAs, Application-Specific Systems, Architectures and Processors, pp.239-244, 2008. ,
Multipliers for floating-point double precision and beyond on FPGAs, International Workshop on Higly- Efficient Accelerators and Reconfigurable Technologies, 2010. ,
DOI : 10.1145/1926367.1926380
URL : https://hal.archives-ouvertes.fr/ensl-00475781
An FPGA-specific approach to floating-point accumulation and sum-of-products, 2008 International Conference on Field-Programmable Technology, 2008. ,
DOI : 10.1109/FPT.2008.4762363
URL : https://hal.archives-ouvertes.fr/ensl-00268348
Automatic generation of polynomial-based hardware architectures for function evaluation, ASAP 2010, 21st IEEE International Conference on Application-specific Systems, Architectures and Processors, 2010. ,
DOI : 10.1109/ASAP.2010.5540952
URL : https://hal.archives-ouvertes.fr/ensl-00470506
Multiplicative Square Root Algorithms for FPGAs, 2010 International Conference on Field Programmable Logic and Applications, 2010. ,
DOI : 10.1109/FPL.2010.112
URL : https://hal.archives-ouvertes.fr/ensl-00475779
A flexible floating-point logarithm for reconfigurable computers, Lip research report RR2010-22, 2010. ,
Floating-point exponential functions for DSP-enabled FPGAs, 2010 International Conference on Field-Programmable Technology ,
DOI : 10.1109/FPT.2010.5681764
URL : https://hal.archives-ouvertes.fr/ensl-00506125
The polyhedron model, Encyclopedia of Parallel Com- puting ,
Putting Polyhedral Loop Transformations to Work, International Workshop on Languages and Compilers for Parallel Computing, 2003. ,
DOI : 10.1007/978-3-540-24644-2_14
URL : https://hal.archives-ouvertes.fr/inria-00071681
Loop Tiling for Parallelism, 2000. ,
DOI : 10.1007/978-1-4615-4337-4
Parametric integer programming, RAIRO - Operations Research, vol.22, issue.3, pp.243-268, 1988. ,
DOI : 10.1051/ro/1988220302431
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.30.9957
A practical automatic polyhedral parallelizer and locality optimizer, ACM International Conference on Programming Languages Design and Implementation (PLDI), 2008. ,
Maximizing parallelism and minimizing synchronization with affine transforms, Proceedings of the 24th ACM SIGPLAN-SIGACT symposium on Principles of programming languages , POPL '97, 1997. ,
DOI : 10.1145/263699.263719
Counting solutions to linear and nonlinear constraints through Ehrhart polynomials: Applications to analyze and transform scientific programs, ACM International Conference on Supercomputing (ICS), 1996. ,
URL : https://hal.archives-ouvertes.fr/hal-01100306
Scanning polyhedra without Do-loops, Proceedings. 1998 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.98EX192), 1998. ,
DOI : 10.1109/PACT.1998.727127
URL : https://hal.archives-ouvertes.fr/inria-00564990
Program transformations and memory architecture optimizations for High-Level Synthesis of hardware accelerators, 2010. ,
URL : https://hal.archives-ouvertes.fr/tel-00544349
Accuracy and Stability of Numerical Algorithms, 2002. ,
DOI : 10.1137/1.9780898718027
64-bit floatingpoint FPGA matrix multiplication, ACM/SIGDA symposium on Field- Programmable Gate Arrays (FPGA), 2005. addressA1 <= actual_ii(RAMADDRBITSA-1 downto 0) when ((actual_ii >= 0) and (actual_ii <= ? 1023)) else (others => '0') ,