Formal modeling and synthesis of programmable logic controllers

Rui Wang Xiaoyu Song 1 Jianzhong Zhu Ming Gu 1
1 FORMES - Formal Methods for Embedded Systems
LIAMA - Laboratoire Franco-Chinois d'Informatique, d'Automatique et de Mathématiques Appliquées, Inria Paris-Rocquencourt
Abstract : Programmable logic controllers (PLCs) are complex cyber-physical systems which are widely used in industry. This paper presents a robust approach to design and implement PLC-based embedded systems. Timed automata are used to model the controller and its environment. We validate the design model with resort to model checking techniques. We propose an algorithm to generate PLC code from timed automata and implement this algorithm with a prototype tool. This method can condense the developing process and guarantee the correctness of PLC programs. A case study demonstrates the effectiveness of the method.
Type de document :
Article dans une revue
Computers in Industry, Elsevier, 2011
Liste complète des métadonnées
Contributeur : Hehua Zhang <>
Soumis le : vendredi 29 juillet 2011 - 05:47:30
Dernière modification le : mercredi 10 octobre 2018 - 14:28:09


  • HAL Id : inria-00612411, version 1



Rui Wang, Xiaoyu Song, Jianzhong Zhu, Ming Gu. Formal modeling and synthesis of programmable logic controllers. Computers in Industry, Elsevier, 2011. 〈inria-00612411〉



Consultations de la notice