Multi-Optical Network-on-Chip for Large Scale MPSoC

Abstract : Optical Network on Chip (ONoC) architectures are emerging as promising contenders to solve bandwidth and latency issues in multiprocessor systems-on-chip (MPSoC). However, current on-chip integration technologies for optical interconnect allow interconnecting only dozens of IPs. Scaling with MPSoCs composed of hundreds of IPs thus, relies on unpredictable technological innovations. In this letter, we propose a method that combines multiple ONoCs. Each ONoC is small enough to rely on already existing and proven technologies. We evaluate the approach on various interconnect scenarios, showing that it scales well with the size of MPSoC architectures.
Type de document :
Article dans une revue
IEEE Embedded Systems Letters, Institute of Electrical and Electronics Engineers, 2010
Liste complète des métadonnées

Littérature citée [13 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/inria-00618593
Contributeur : Sébastien Le Beux <>
Soumis le : vendredi 2 septembre 2011 - 11:33:56
Dernière modification le : lundi 19 mars 2018 - 22:38:02
Document(s) archivé(s) le : samedi 3 décembre 2011 - 02:23:18

Fichier

ieee-esl.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : inria-00618593, version 1

Collections

Citation

Sébastien Le Beux, Jelena Trajkovic, Ian O'Connor, Gabriela Nicolescu, Guy Bois, et al.. Multi-Optical Network-on-Chip for Large Scale MPSoC. IEEE Embedded Systems Letters, Institute of Electrical and Electronics Engineers, 2010. 〈inria-00618593〉

Partager

Métriques

Consultations de la notice

203

Téléchargements de fichiers

919