A. Kazmierczak, Design, simulation, and characterization of a passive optical add-drop filter in silicon-on-insulator technology, IEEE Photonics Technology Letters, vol.17, issue.7, pp.1447-1449, 2005.
DOI : 10.1109/LPT.2005.848554

S. Pasricha, ORB: An on-chip optical ring bus communication architecture for multi-processor systems-on-chip, 2008 Asia and South Pacific Design Automation Conference, pp.789-794, 2008.
DOI : 10.1109/ASPDAC.2008.4484059

A. Shacham, Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors, IEEE Transactions on Computers, vol.57, issue.9, pp.1246-1260, 2008.
DOI : 10.1109/TC.2008.78

H. Gu, A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip, Proc. Des., Autom, p.3, 2009.

H. Gu, A novel optical mesh network-on-chip for gigascale systems-on-chip, Proc. Asia South Pacific Conf. Circuits Syst, pp.1728-1731, 2008.

I. O. Connor, Reduction methods for adapting optical network on chip topologies to specific routing applications, Proc. Des. Circuits Integrated Syst, 2008.

T. Spuesens, Improved design of an InP-based microdisk laser heterogeneously integrated with SOI, 2009 6th IEEE International Conference on Group IV Photonics, pp.202-204, 2009.
DOI : 10.1109/GROUP4.2009.5338395

G. Rouskas, Routing and Wavelength Assignment in Optical WDM Networks, 2001.
DOI : 10.1002/0471219282.eot205

T. Fukazawa, Low Loss Intersection of Si Photonic Wire Waveguides, Japanese Journal of Applied Physics, vol.43, issue.2, pp.646-647, 2004.
DOI : 10.1143/JJAP.43.646

Y. Pan, Firefly: Illuminating future network-on-chip with nanophotonics, SIGARCH Comput. Archit. News, vol.37, p.3, 2009.

J. Chan, PhoenixSim: A simulator for physical-layer analysis of chip-scale photonic interconnection networks, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010), pp.691-696, 2010.
DOI : 10.1109/DATE.2010.5457114

D. Ding, O-Router, Proceedings of the 46th Annual Design Automation Conference on ZZZ, DAC '09, pp.264-269, 2009.
DOI : 10.1145/1629911.1629983

J. Fedeli, Integration issues of a photonic layer on top of a CMOS circuit, Silicon Photonics, pp.97-111, 2006.
DOI : 10.1117/12.642672