Optical Ring Network-on-Chip (ORNoC): Architecture and Design Methodology

Abstract : State-of-the-art System-on-Chip (SoC) consists of hundreds of processing elements, while trends in design of the next generation of SoC point to integration of thousand of processing elements, requiring high performance interconnect for high throughput communications. Optical on-chip interconnects are currently considered as one of the most promising paradigms for the design of such next generation Multi-Processors System on Chip (MPSoC). They enable significantly increased bandwidth, increased immunity to electromagnetic noise, decreased latency, and decreased power. Therefore, defining new architectures taking advantage of optical interconnects represents today a key issue for MPSoC designers. Moreover, new design methodologies, considering the design constraints specific to these architectures are mandatory. In this paper, we present a contention-free new architecture based on optical network on chip, called Optical Ring Network-on-Chip (ORNoC). We also show that our network scales well with both large 2D and 3D architectures. For the efficient design, we propose automatic wavelength/waveguide assignment and demonstrate that the proposed architecture is capable of connecting 1296 nodes with only 102 waveguides and 64 wavelengths per waveguide.
Type de document :
Communication dans un congrès
Design, Automation & Test in Europe Conference & Exhibition (DATE), Mar 2011, Grenoble, France. 2011
Liste complète des métadonnées

Littérature citée [25 références]  Voir  Masquer  Télécharger

Contributeur : Sébastien Le Beux <>
Soumis le : vendredi 2 septembre 2011 - 11:45:27
Dernière modification le : mardi 5 mars 2019 - 16:32:01
Document(s) archivé(s) le : mardi 13 novembre 2012 - 09:45:49


Fichiers produits par l'(les) auteur(s)


  • HAL Id : inria-00618600, version 1


Sébastien Le Beux, Jelena Trajkovic, Ian O'Connor, Gabriela Nicolescu, Guy Bois, et al.. Optical Ring Network-on-Chip (ORNoC): Architecture and Design Methodology. Design, Automation & Test in Europe Conference & Exhibition (DATE), Mar 2011, Grenoble, France. 2011. 〈inria-00618600〉



Consultations de la notice


Téléchargements de fichiers