Layout Guidelines for 3D Architectures including Optical Ring Network-on-Chip (ORNoC)

Sébastien Le Beux 1 Jelena Trajkovic 2 Ian O'Connor 1 Gabriela Nicolescu 3
1 INL - CSH - INL - Conception de Systèmes Hétérogènes
INL - Institut des Nanotechnologies de Lyon
2 GR2M - Groupe de recherche en microélectronique et microsystèmes
3 EPM - École Polytechnique de Montréal
Abstract : Trends in design of the next generation of Multi-Processors System on Chip (MPSoC) point to 3D integration of thousand of processing elements, requiring high performance interconnect for high throughput and low latency communications. Optical on-chip interconnects enable significantly increased bandwidth and decreased latency. They are thus considered as one of the most promising paradigms for the design of such system. However, existence of interfaces between electronic and photonic signals implies strong constraints on the layout of the 3D architecture and may impact the architecture scalability. In this paper, we propose and evaluate a possible layout for an optical Network-on-Chip used to interconnect processing elements located on different electrical layers.
Type de document :
Communication dans un congrès
19th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SOC), Oct 2011, Hong Kong, China. 2011
Liste complète des métadonnées

Littérature citée [29 références]  Voir  Masquer  Télécharger
https://hal.inria.fr/inria-00618605
Contributeur : Sébastien Le Beux <>
Soumis le : vendredi 2 septembre 2011 - 11:50:34
Dernière modification le : lundi 19 mars 2018 - 22:38:02
Document(s) archivé(s) le : mardi 13 novembre 2012 - 09:45:56

Fichier

vlsisoc-2011.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : inria-00618605, version 1

Collections

INSA-LYON | EC-LYON | INL | UNIV-LYON1

Citation

Sébastien Le Beux, Jelena Trajkovic, Ian O'Connor, Gabriela Nicolescu. Layout Guidelines for 3D Architectures including Optical Ring Network-on-Chip (ORNoC). 19th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SOC), Oct 2011, Hong Kong, China. 2011. 〈inria-00618605〉

Exporter

BibTeX TEI DC DCterms EndNote

Partager

Métriques

Consultations de la notice

386

Téléchargements de fichiers

506

Contact


archive-ouverte@inria.fr