W. Andrew, L. Appel, and . George, Optimal spilling for CISC machines with few registers, Proc. of the Conf. on Programming Language Design and Implementation, PLDI '01, pp.243-253, 2001.

F. Bouchez, A Study of Spilling and Coalescing in Register Allocation as Two Separate Phases, 2009.
URL : https://hal.archives-ouvertes.fr/tel-00403504

F. Bouchez, Q. Colombet, A. Darte, F. Rastello, and C. Guillon, Parallel copy motion, Proceedings of the 13th International Workshop on Software & Compilers for Embedded Systems, SCOPES '10, pp.1-110, 2010.
DOI : 10.1145/1811212.1811214
URL : https://hal.archives-ouvertes.fr/inria-00435844

F. Bouchez, A. Darte, and F. Rastello, On the Complexity of Register Coalescing, International Symposium on Code Generation and Optimization (CGO'07), pp.102-114, 2007.
DOI : 10.1109/CGO.2007.26

M. Braun and S. Hack, Register Spilling and Live-Range Splitting for SSA-Form Programs, Proc. of the Conf. on Compiler Construction , CC '09, pp.174-189, 2009.
DOI : 10.1007/978-3-642-00722-4_13

M. Braun, C. Mallon, and S. Hack, Preference-Guided Register Assignment, Proc. of the Conf. on Compiler Construction, CC '10, pp.205-223, 2010.
DOI : 10.1007/978-3-642-11970-5_12
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.454.212

P. Briggs, K. D. Cooper, and L. Torczon, Improvements to graph coloring register allocation, ACM Transactions on Programming Languages and Systems, vol.16, issue.3, pp.428-455, 1994.
DOI : 10.1145/177492.177575

P. Brisk, A. K. Verma, and P. Ienne, An optimistic and conservative register assignment heuristic for chordal graphs, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems , CASES '07, pp.209-217, 2007.
DOI : 10.1145/1289881.1289919

S. Buchwald, A. Zwinkau, and T. Bersch, SSA-Based Register Allocation with PBQP, Proc. of the Conf. on Compiler Construction, pp.42-61, 2010.
DOI : 10.1145/1273442.1250746

G. J. Chaitin, Register allocation & spilling via graph coloring, Proc. of the Symposium on Compiler Construction, pp.98-105, 1982.

R. Cytron, J. Ferrante, B. K. Rosen, M. N. Wegman, and F. K. Zadeck, Efficiently computing static single assignment form and the control dependence graph, ACM Transactions on Programming Languages and Systems, vol.13, issue.4, pp.451-490, 1991.
DOI : 10.1145/115372.115320

B. Dupont-de-dinechin, F. De-ferrière, C. Guillon, and A. Stoutchinin, Code generator optimizations for the ST120 DSP-MCU core, Proceedings of the international conference on Compilers, architectures, and synthesis for embedded systems , CASES '00, pp.93-102, 2000.
DOI : 10.1145/354880.354894

E. Eckstein, Code Optimization for Digital Signal Processors, 2003.

J. A. Fisher, Trace Scheduling: A Technique for Global Microcode Compaction, IEEE Transactions on Computers, vol.30, issue.7, pp.30478-490, 1981.
DOI : 10.1109/TC.1981.1675827

L. George and A. W. Appel, Iterated register coalescing, ACM Transactions on Programming Languages and Systems, vol.18, issue.3, pp.300-324, 1996.
DOI : 10.1145/229542.229546
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.34.4803

D. Grund and S. Hack, A Fast Cutting-Plane Algorithm for Optimal Coalescing, Proc. of the Conf. on Compiler Construction, CC'07, pp.111-125, 2007.
DOI : 10.1007/978-3-540-71229-9_8

S. Hack and G. Goos, Copy coalescing by graph recoloring, Proc. of the Conf. on Programming Language Design and Implementation, PLDI '08, pp.227-237, 2008.

S. Hack, D. Grund, and G. Goos, Register Allocation for Programs in SSA-Form, Proc. of the Conf. on Compiler Construction, CC '06, pp.247-262, 2006.
DOI : 10.1007/11688839_20

W. Wen-mei, S. A. Hwu, W. Y. Mahlke, P. P. Chen, N. J. Chang et al., The Superblock: An effective technique for VLIW and superscalar compilation, The Journal of Supercomputing, vol.7, issue.12, pp.229-248, 1993.

J. Park and S. Moon, Optimistic register coalescing, ACM Transactions on Programming Languages and Systems, vol.26, issue.4, pp.735-765, 2004.
DOI : 10.1145/1011508.1011512