S. Atri, J. Ramanujam, and M. Kandemir, Improving Offset Assignment for Embedded Processors, Lecture Notes in Computer Science, vol.2017, pp.158-172, 2001.
DOI : 10.1007/3-540-45574-4_11

D. H. Bartley, Optimizing stack frame accesses for processors with restricted addressing modes, Software: Practice and Experience, vol.22, issue.2, pp.101-110, 1992.
DOI : 10.1002/spe.4380220202

G. Chen and M. Kandemir, Optimizing Address Code Generation for Array-Intensive DSP Applications, CGO '05: Proceedings of the international symposium on code generation and optimization, pp.141-152, 2005.

W. Cheng and Y. Lin, Addressing optimization for loop execution targeting DSP with auto-increment/decrement architecture, ISSS '98: Proceedings of the 11th international symposium on system synthesis, pp.15-20, 1998.

Y. Choi and T. Kim, Address assignment in dsp code generation-an integrated approach, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.22, issue.8, pp.976-984, 2003.
DOI : 10.1109/TCAD.2003.814955

C. Gebotys, DSP address optimization using a minimum cost circulation technique, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD) ICCAD-97, pp.100-103, 1997.
DOI : 10.1109/ICCAD.1997.643380

M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge et al., MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Fourth Annual IEEE International Workshop on Workload Characterization. WWC-4 (Cat. No.01EX538), pp.3-14, 2001.
DOI : 10.1109/WWC.2001.990739

M. T. Kandemir, M. J. Irwin, G. Chen, R. , and J. , Address Register Assignment for Reducing Code Size, CC '03: Proceedings of the 12th international conference on Compiler Construction, pp.273-289, 2003.
DOI : 10.1007/3-540-36579-6_20

C. Lee and M. Stoodley, UTDSP BenchMark Suite. http://www.eecg.toronto Offset Assignment Showdown: Evaluation of DSP Address Code Optimization Algorithms, CC '03: Proceedings of the 12th international conference on Compiler Construction, pp.290-302, 1992.

R. Leupers, A. Basu, and P. Marwedel, Optimized array index computation in DSP programs, Proceedings of 1998 Asia and South Pacific Design Automation Conference, pp.87-92, 1998.
DOI : 10.1109/ASPDAC.1998.669411

R. Leupers and F. David, A uniform optimization technique for offset assignment problems, Proceedings. 11th International Symposium on System Synthesis (Cat. No.98EX210), pp.3-8, 1998.
DOI : 10.1109/ISSS.1998.730589

R. Leupers and P. Marwedel, Algorithms for address assignment in DSP code generation, Proceedings of International Conference on Computer Aided Design, pp.109-112, 1996.
DOI : 10.1109/ICCAD.1996.569409

S. Liao, Code Generation and Optimization Techniques for Embedded Digital Signal Processors, 1996.
DOI : 10.1007/978-94-009-0187-2_7

S. Liao, S. Devadas, K. Keutzer, S. Tjiang, and A. Wang, Storage assignment to decrease code size, ACM Transactions on Programming Languages and Systems, vol.18, issue.3, pp.235-253, 1996.
DOI : 10.1145/229542.229543

S. Lim, J. Kim, and K. Choi, Scheduling-based code size reduction in processors with indirect addressing mode, Proceedings of the ninth international symposium on Hardware/software codesign , CODES '01, pp.165-169, 2001.
DOI : 10.1145/371636.371710

D. Ottoni, G. Ottoni, G. Araujo, and R. Leupers, Improving Offset Assignment through Simultaneous Variable Coalescing, ACM Transactions on Embedded Computing Systems (TECS), vol.5, issue.4, pp.864-883, 2006.
DOI : 10.1007/978-3-540-39920-9_20
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.114.6058

O. Ozturk, M. Kandemir, and S. Tosun, An ILP based approach to address code generation for digital signal processors, Proceedings of the 16th ACM Great Lakes symposium on VLSI , GLSVLSI '06, pp.37-42, 2006.
DOI : 10.1145/1127908.1127919

A. Rao and S. Pande, Storage Assignment Optimizations to Generate Compact and Efficient Code on Embedded DSP, PLDI '99: Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation, pp.128-138, 1999.

N. Sugino, S. Iimuro, A. Nishihara, and N. Jujii, DSP Code Optimization Utilizing Memory Addressing Operation, IEICE Trans Fundamentals, vol.8, pp.1217-1223, 1996.

B. Wess and T. Zeitlhofer, On the Phase Coupling Problem Between Data Memory Layout Generation and Address Pointer Assignment, SCOPES, pp.152-166, 2004.
DOI : 10.1007/978-3-540-30113-4_12

B. R. Wess and M. Gotschlich, Minimization of data address computation overhead in DSP programs, Proceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP '98 (Cat. No.98CH36181), pp.3093-3096, 1998.
DOI : 10.1109/ICASSP.1998.678180

X. Zhuang, C. Lau, and S. Pande, Storage Assignment Optimizations through Variable Coalescence for Embedded Processors, LCTES '03: Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, pp.220-231, 2003.

V. Zinojnovic, J. M. Velarde, C. Schlager, and H. Meyr, DSPStone " : A DSP-Oriented Benchmarking Methodology, 5th International Conference on Signal Processing Applications and Technology, 1994.