L. John, D. A. Hennessy, and . Patterson, Computer Architecture: A Quantitative Approach, 1996.

E. Michael, M. S. Wolf, and . Lam, A Data Locality Optimizing Algorithm, PLDI'91, pp.30-44, 1991.

R. Allen and K. Kennedy, Optimizing Compilers for Modern Architectures, 2002.

J. Edward and S. , A Multiported Nonblocking Cache for a Superscalar Uniprocessor B.S. State University of New York at Buffalo, STMicroelectronics ADCS 7645929F ST231 Core and Instruction Set Architecture Manual, 1989.

S. Touati, Optimal Acyclic FineGrain Scheduling with Cache Effects for Embedded and Real Time Systems, ACM Proceedings of the Ninth International Symposium on Hardware/Software Codesign, 2001.
DOI : 10.1109/hsc.2001.924668
URL : https://hal.archives-ouvertes.fr/inria-00637269

T. Chen and J. Baer, Reducing Memory Latency via Non-blocking and Prefetching Caches, Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, 1992.
DOI : 10.1145/143365.143486
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.53.2112

K. Koray¨oner and M. Dubois, Effects of Memory Latencies on Non-Blocking Processor Cache Architecture, Proceedings of the 7th international conference on Supercomputing ICS, 1993.

A. Sugumar, . Windheiser, and G. Rau, Predictability of Load/Store Instruction Latencies, Proceedings of the 26th annual international symposium on Microarchitecture, 1993.

]. Kroft, Lockup-free instruction fetch/prefetch cache organization, 25 years of the international symposia on Computer architecture (selected papers) , ISCA '98, pp.81-85, 1981.
DOI : 10.1145/285930.285979
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.301.1286