https://hal.inria.fr/inria-00637277Touati, SidSidTouatiA3 - Advanced analysis to code optimization - UP11 - Université Paris-Sud - Paris 11 - Inria Saclay - Ile de France - Inria - Institut National de Recherche en Informatique et en AutomatiqueRegister Saturation in Superscalar and VLIW CodesHAL CCSD2001[INFO.INFO-OH] Computer Science [cs]/Other [cs.OH]Touati, Sid2011-10-31 16:09:592022-06-26 11:54:432011-11-02 09:17:27enConference papershttps://hal.inria.fr/inria-00637277/document10.1007/3-540-45306-7_15application/pdf1The registers constraints can be taken into account during the scheduling phase of an acyclic data dependence graph (DAG): any schedule must minimize the register requirement. In this work, we mathematically study and extend the approach which consists of computing the exact upper-bound of the register need for all the valid schedules, independently of the functional unit constraints. A previous work (URSA) was presented in [5,4]. Its aim was to add some serial arcs to the original DAG such that the worst register need does not exceed the number of available registers. We write an appropriate mathematical formalism for this problem and extend the DAG model to take into account delayed read from and write into registers with multiple registers types. This formulation permits us to provide in this paper better heuristics and strategies (nearly optimal), and we prove that the URSA technique is not sufficient to compute the maximal register requirement, even if its solution is optimal.