Scalable Fixed-Point Free Instruction Cache Analysis

Damien Hardy 1 Benjamin Lesage 1 Isabelle Puaut 1
1 ALF - Amdahl's Law is Forever
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
Abstract : Estimating worst-case execution times (WCETs) for architectures with caches requires the worst-case number of cache misses to be upper bounded. Most existing static cache analysis methods use fixed-point computation and do not scale well with large code sizes. To address this scalability issue, we propose in this paper a new fast and scalable instruction cache analysis technique. In contrast to existing work, neither fixed- point computation nor heavyweight interprocedural analysis are required. Thus, code sizes too long to analyze with existing techniques are then analyzable with lower analysis time and memory consumption, and with only a slight degradation of the analysis precision. Experimental results show a reduction of the analysis execution time of a factor 5 in average (with a peak near 30 for the largest and most complex code) with only a degradation of the analysis precision of 0.5% in average. The proposed technique is intended to be used in situations where the need for fast analysis outweighs the need for very tight results: early software development phases, timing analysis of large pieces of software, or iterative WCET-oriented compiler optimizations.
Type de document :
Communication dans un congrès
The 32nd IEEE Real-Time Systems Symposium (RTSS 2011), Nov 2011, Vienne, Austria. 2011
Liste complète des métadonnées

Littérature citée [21 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/inria-00638698
Contributeur : Benjamin Lesage <>
Soumis le : lundi 7 novembre 2011 - 10:31:14
Dernière modification le : mercredi 11 avril 2018 - 02:01:18
Document(s) archivé(s) le : mercredi 8 février 2012 - 02:22:30

Fichier

paper.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : inria-00638698, version 1

Citation

Damien Hardy, Benjamin Lesage, Isabelle Puaut. Scalable Fixed-Point Free Instruction Cache Analysis. The 32nd IEEE Real-Time Systems Symposium (RTSS 2011), Nov 2011, Vienne, Austria. 2011. 〈inria-00638698〉

Partager

Métriques

Consultations de la notice

307

Téléchargements de fichiers

216