R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing et al., The worst-case execution-time problem???overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems, vol.7, issue.3, 2008.
DOI : 10.1145/1347375.1347389

S. S. Muchnick, Advanced compiler design and implementation, 1997.

H. Theiling, C. Ferdinand, and R. Wilhelm, Fast and precise WCET prediction by separated cache and path analyses, Real-Time Systems, vol.18, issue.2/3, pp.157-179, 2000.
DOI : 10.1023/A:1008141130870

H. Falk and P. Lokuciejewski, A compiler framework for the reduction of worst-case execution times, Real-Time Systems, vol.33, issue.5, pp.251-300, 2010.
DOI : 10.1007/s11241-010-9101-x

S. Malik and Y. T. Li, Performance analysis of embedded software using implicit path enumeration, Design Automation Conference, pp.456-461, 1995.

J. Engblom and A. Ermedahl, Pipeline timing analysis using a trace-driven simulator, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), 1999.
DOI : 10.1109/RTCSA.1999.811197

X. Li, A. Roychoudhury, and T. Mitra, Modeling out-oforder processors for WCET estimation, Time Systems Journal, vol.34, issue.3, 2006.

A. Colin and I. Puaut, Worst case execution time analysis for a processor with branch prediction, Real-Time Systems, vol.18, issue.2/3, pp.249-274, 2000.
DOI : 10.1023/A:1008149332687

Y. S. Li, S. Malik, and A. Wolfe, Efficient microarchitecture modeling and path analysis for real-time software, Proceedings 16th IEEE Real-Time Systems Symposium, pp.298-307, 1995.
DOI : 10.1109/REAL.1995.495219

T. Lundqvist and P. Stenström, Timing anomalies in dynamically scheduled microprocessors, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), pp.12-21, 1999.
DOI : 10.1109/REAL.1999.818824

F. Mueller, Static cache simulation and its applications, 1994.

C. Ferdinand, Cache behavior prediction for real-time systems, 1997.

C. Ferdinand, R. Heckmann, M. Langenbach, F. Martin, M. Schmidt et al., Reliable and Precise WCET Determination for a Real-Life Processor, EMSOFT '01: Proceedings of the First International Workshop on Embedded Software, ser. Lecture Notes in Computer Science, pp.469-485, 2001.
DOI : 10.1007/3-540-45449-7_32

R. Heckmann, M. Langenbach, S. Thesing, and R. Wilhelm, The influence of processor architecture on the design and the results of WCET tools, Proceedings of the IEEE, vol.91, issue.7, p.7, 2003.
DOI : 10.1109/JPROC.2003.814618

R. T. White, F. Mueller, C. A. Healy, D. B. Whalley, and M. G. Harmon, Timing analysis for data and wrap-around fill caches, Real-Time Systems, vol.17, issue.2/3, pp.209-233, 1999.
DOI : 10.1023/A:1008190423977

S. Chattopadhyay and A. Roychoudhury, Unified Cache Modeling for WCET Analysis and Layout Optimizations, 2009 30th IEEE Real-Time Systems Symposium, pp.47-56, 2009.
DOI : 10.1109/RTSS.2009.20

D. Hardy and I. Puaut, WCET analysis of instruction cache hierarchies, Journal of Systems Architecture, vol.57, issue.7, 2010.
DOI : 10.1016/j.sysarc.2010.08.007
URL : https://hal.archives-ouvertes.fr/hal-00639454

K. Patil, K. Seth, and F. Mueller, Compositional static instruction cache simulation, Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, ser. LCTES '04, pp.136-145, 2004.

A. Colin and I. Puaut, A modular and retargetable framework for tree-based WCET analysis, Proceedings 13th Euromicro Conference on Real-Time Systems, pp.37-44, 2001.
DOI : 10.1109/EMRTS.2001.933995

B. K. Huynh, L. Ju, and A. Roychoudhury, Scope-Aware Data Cache Analysis for WCET Estimation, 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium, 2011.
DOI : 10.1109/RTAS.2011.27

J. Reineke, D. Grund, C. Berg, and R. Wilhelm, Timing predictability of cache replacement policies, Real-Time Systems, vol.28, issue.2???3, pp.99-122, 2007.
DOI : 10.1007/s11241-007-9032-3