Test Application Time Reduction with a Dynamically Reconfigurable Scan Tree Architecture
Résumé
A dynamically reconfigurable scan tree architecture is proposed to reduce (up to 95%) test application time and test data volume of standard scan architectures. Additional important aspects, such as the impact of the new architecture on circuit performance and DFT area, are also considered in this paper.
Origine : Fichiers produits par l'(les) auteur(s)