. Type-table-type, F_Type Simple type:1 GNC_Type Function Table Function:0 Fast_1 (i:Type:0)->(o:Type:0) Function:1 Fast_2 (i1:Type:0 i2:Type:1)->(o:Type:0) Function:2 GNC (i:Type:0)->(o:Type:1) Function, p.3

. Block, 10 Clock:0 (i Is Variable:9 On Clock:0) -> (o Is Variable:10) Function:2 Belongs To: Partition, p.1

. Block, 12 Clock:0 (i Is Variable:9 On Clock:0) -> (v9_delayed is Variable:11) Delay Type:0 Depth:1 Init Const:0 Belongs To: Partition, p.0

. Block, 13 Clock:0 (i Is Variable:10 On Clock:0) -> (v10_delayed is Variable:12) Delay Type:1 Depth:1 Init Const:1 Belongs To: Partition, p.0

V. Allan, R. Jones, R. Lee, and S. Allan, Software pipelining, ACM Comput. Surv, vol.27, issue.103, pp.97-112, 1961.

M. Alras, P. Caspi, A. Girault, and P. Raymond, Model-Based Design of Embedded Control Systems by Means of a Synchronous Intermediate Model, 2009 International Conference on Embedded Software and Systems, pp.3-10, 0131.
DOI : 10.1109/ICESS.2009.36

C. André, F. Mallet, and M. Peraldi-frati, A multiform time approach to real-time system modeling; Application to an automotive system, 2007 International Symposium on Industrial Embedded Systems, p.123, 2007.
DOI : 10.1109/SIES.2007.4297340

S. Baruah, Dynamic-and static-priority scheduling of recurring real-time tasks. Real- Time Systems, pp.93-128, 2003.

A. Benoît, V. Rehn-sonigo, and Y. Robert, Multi-criteria scheduling of pipeline workflows, 2007 IEEE International Conference on Cluster Computing, 0102.
DOI : 10.1109/CLUSTR.2007.4629278

A. Benveniste and P. L. Guernic, Hybrid dynamical systems theory and the signal language Automatic Control, IEEE Transactions on, vol.35, issue.5, pp.535-546, 1990.

A. Benveniste, P. Caspi, S. A. Edwards, N. Halbwachs, P. L. Guernic et al., The synchronous languages 12 years later, Proceedings of the IEEE, vol.91, issue.1, pp.64-83, 2003.
DOI : 10.1109/JPROC.2002.805826

G. Berry, The constructive semantics of pure esterel, p.32, 1996.

J. Blazewicz, Scheduling dependent tasks with different arrival times to meet deadlines The Netherlands, The Netherlands, Proceedings of the International Workshop organized by the Commision of the European Communities on Modelling and Performance Evaluation of Computer Systems, pp.57-65, 1977.

V. Brocal, M. Masmano, I. Ripoll, A. Crespo, and P. Balbastre, Xoncrete: a scheduling tool for partitioned real-time systems, In Proceedings ERTS, p.133, 2010.

G. Butazzo, Hard real-time computing systems Predictable scheduling, algorithms and applications, 2002.

P. Calland, A. Darte, and Y. Robert, Circuit retiming applied to decomposed software pipelining. Parallel and Distributed Systems, IEEE Transactions on, vol.9, issue.98, pp.24-35, 1998.
URL : https://hal.archives-ouvertes.fr/hal-00856850

T. Carle and D. Potop-butucaru, Predicate-aware, makespan-preserving software pipelining of scheduling tables, ACM Transactions on Architecture and Code Optimization, vol.11, issue.1, pp.1-12, 2014.
DOI : 10.1145/2579676
URL : https://hal.archives-ouvertes.fr/hal-01095123

T. Carle, D. Potop-butucaru, Y. Sorel, and D. Lesens, From dataflow specification to multiprocessor partitioned time-triggered real-time implementation, p.100, 2012.
URL : https://hal.archives-ouvertes.fr/hal-00742908

M. Carle, D. Djemal, R. D. Potop-butucaru, Z. Simone, and . Zhang, Off-line mapping of real-time applications onto massively parallel processor arrays, p.177, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00919411

M. Carle, D. Djemal, F. Genius, D. P. Pecheux, R. Butucaru et al., Reconciling performance and predictability on a many-core through off-line mapping, 2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), pp.1-8, 2014.
DOI : 10.1109/ReCoSoC.2014.6861367
URL : https://hal.archives-ouvertes.fr/hal-01095116

P. Caspi, A. Curic, A. Magnan, C. Sofronis, S. Tripakis et al., From Simulink to SCADE/Lustre to TTA: a layered approach for distributed embedded applications

D. Chabrol, C. Aussaguès, and V. David, A spatial and temporal partitioning approach for dependable automotive systems, 2009 IEEE Conference on Emerging Technologies & Factory Automation, p.133, 1932.
DOI : 10.1109/ETFA.2009.5347125

K. S. Chatha and R. Vemuri, Hardware-software partitioning and pipelined scheduling of transformative applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.10, issue.3, pp.193-208, 2002.
DOI : 10.1109/TVLSI.2002.1043323

H. Chetto, M. Silly, and T. Bouchentouf, Dynamic scheduling of real-time tasks under precedence constraints. Real-Time Systems, pp.65-131, 1990.

Y. Chiu, C. Shih, and S. Hung, Pipeline schedule synthesis for real-time streaming tasks with inter/intra-instance precedence constraints, DATE, p.104, 2011.

A. Cohen, M. Duranton, C. Eisenbeis, C. Pagetti, F. Plateau et al., Nsynchronous kahn networks: a relaxed model of synchrony for real-time systems, Proceedings POPL'06, p.65, 2006.

S. Conchon, J. Kanigand, and S. Lescuyer, SAT-MICRO: petit mais costaud ! In JFLA, Journées Francophones des Langages Applicatifs), pp.91-106, 2008.

M. Cordovilla, F. Boniol, J. Forget, E. Noulard, and C. Pagetti, Developing critical embedded systems on multicore architectures: the Prelude-SchedMCore toolset, 19th International Conference on Real-Time and Network Systems, 2011.
URL : https://hal.archives-ouvertes.fr/inria-00618587

J. B. Dennis, First version of a data flow procedure language, Programming Symposium, pp.362-376, 1974.
DOI : 10.1007/3-540-06859-7_145

M. Djemal, R. De-simone, F. Pêcheux, F. Wajsbürt, D. Potop-butucaru et al., Programmable routers for efficient mapping of applications onto noc-based mpsocs, DASIP, pp.1-8, 2012.
URL : https://hal.archives-ouvertes.fr/hal-00787497

J. C. Doyle, B. A. Francis, and A. R. Tannenbaum, Feedback Control Theory, p.18, 1990.

S. A. Edwards and E. A. Lee, The case for the precision timed (pret) machine, Proceedings DAC, p.133, 2007.

S. A. Edwards, S. Kim, E. A. Lee, I. Liu, H. D. Patel et al., A disruptive computer design idea: Architectures with repeatable timing, 2009 IEEE International Conference on Computer Design, p.135, 2009.
DOI : 10.1109/ICCD.2009.5413177

P. Eles, A. Doboli, P. Pop, and Z. Peng, Scheduling with bus access optimization for distributed embedded systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.8, issue.5, p.103, 2000.
DOI : 10.1109/92.894152

S. Fischmeister, O. Sokolsky, and I. Lee, Network-Code Machine: Programmable Real-Time Communication Schedules, 12th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'06), 0134.
DOI : 10.1109/RTAS.2006.31
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.173.974

G. Fohler, Changing operational modes in the context of pre run-time scheduling, p.132, 1993.

G. Fohler and K. Ramamritham, Static scheduling of pipelined periodic tasks in distributed real-time systems, Proceedings Ninth Euromicro Workshop on Real Time Systems, pp.128-135, 1997.
DOI : 10.1109/EMWRTS.1997.613773

G. Fohler, A. Neundorf, K. Årzén, C. Lucarz, M. Mattavelli et al., EU FP7 ACTORS project. Deliverable D7a: State of the art assessment. Ch. 5: Resource reservation in real-time systems, p.97, 2008.

J. Forget, F. Boniol, D. Lesens, and C. Pagetti, A real-time architecture design language for multi-rate embedded control systems, Proceedings of the 2010 ACM Symposium on Applied Computing, SAC '10, p.32, 2010.
DOI : 10.1145/1774088.1774196
URL : https://hal.archives-ouvertes.fr/hal-00688490

M. R. Garey and D. S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, p.98, 1979.

F. Gasperoni and U. Schwiegelshohn, Generating close to optimum loop schedules on parallel processors. Parallel Processing Letters, pp.391-404, 1994.

K. Goossens, J. Dielissen, and A. Radulescu, ??thereal Network on Chip:Concepts, Architectures, and Implementations, IEEE Design and Test of Computers, vol.22, issue.5, pp.414-421, 2005.
DOI : 10.1109/MDT.2005.99

R. Govindarajan, E. Altman, and G. Gao, Minimizing register requirements under resource-constrained rate-optimal software pipelining, Proceedings of the 27th annual international symposium on Microarchitecture , MICRO 27, p.102, 1994.
DOI : 10.1145/192724.192733

T. Grandpierre and Y. Sorel, From algorithm and architecture specification to automatic generation of distributed real-time executives, Proceedings MEMOCODE, pp.98-122, 2003.

L. Guernic, A. Benveniste, P. Bournai, and T. Gautier, Signal--A data flow-oriented language for signal processing, IEEE Transactions on Acoustics, Speech, and Signal Processing, vol.34, issue.2, pp.362-374, 1986.
DOI : 10.1109/TASSP.1986.1164809
URL : https://hal.archives-ouvertes.fr/inria-00076178

L. Guernic, J. Talpin, and J. Lann, Polychrony for system design Special Issue on Application Specific Hardware Design, Journal for Circuits, vol.32, p.63, 2003.

. Halbwachs, Synchronous Programming of Reactive Systems, p.29, 1993.

N. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud, The synchronous dataflow programming language lustre, Proceedings of the IEEE, pp.1305-1320, 1991.

. Harel, Statecharts: a visual formalism for complex systems, Science of Computer Programming, vol.8, issue.3, pp.231-274, 1987.
DOI : 10.1016/0167-6423(87)90035-9

J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, p.111, 2007.

T. A. Henzinger and C. Kirsch, The embedded machine: Predictable, portable real-time code, ACM Transactions on Programming Languages and Systems, vol.29, issue.132, p.134, 2007.

T. A. Henzinger, B. Horowitz, and C. M. Kirsch, Giotto: a time-triggered language for embedded programming, Proceedings of the IEEE, pp.166-184, 2000.
DOI : 10.1109/JPROC.2002.805825

R. A. Huff, Lifetime-sensitive modulo scheduling, Proc. of the ACM SIGPLAN '93

S. International, The AADL formalism page: http://www.aadl, pp.2014-139

D. Isovic and G. Fohler, Handling mixed sets of tasks in combined offline and online scheduled real-time systems, Real-Time Systems, vol.14, issue.3, pp.296-325, 2009.
DOI : 10.1007/s11241-009-9088-3

A. Kent and J. G. Williams, Encyclopedia of Computer Science and Technology: Volume 45 -Supplement 30, chapter Real-Time Constraints, pp.285-309, 2002.

W. Kim, D. Yoo, H. Park, and M. Ahn, SCC based modulo scheduling for coarse-grained reconfigurable processors, 2012 International Conference on Field-Programmable Technology, p.104, 2012.
DOI : 10.1109/FPT.2012.6412156

H. Kopetz, Event-triggered versus time-triggered real-time systems, LNCS 563, pp.87-101, 1991.
DOI : 10.1007/BFb0024530

H. Kopetz and G. Bauer, The time-triggered architecture, Proceedings of the IEEE, vol.91, issue.1, pp.112-126, 2003.
DOI : 10.1109/JPROC.2002.805821

M. Lam, Software pipelining, Proceedings of the SIGPLAN 88 Conference on Programming Language Design and Implementation, pp.318-328, 1988.
DOI : 10.1145/989393.989420

E. A. Lee and D. G. Messerschmitt, Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing, IEEE Transactions on Computers, vol.36, issue.1, pp.24-35, 1987.
DOI : 10.1109/TC.1987.5009446

E. A. Lee and S. A. Seshia, Introduction to embedded systems, a cyber-physical systems approach, LeeSeshia.org, vol.6, p.18, 2011.

E. A. Lee and D. G. Messerschmitt, Synchronous data flow, Proceedings of the IEEE, vol.75, issue.9, pp.1235-1245, 1987.
DOI : 10.1109/PROC.1987.13876

C. Leiserson and J. Saxe, Retiming synchronous circuitry, Algorithmica, vol.9, issue.No. 1, pp.5-35, 1991.
DOI : 10.1007/BF01759032
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.368.3222

X. Leroy, Formal verification of a realistic compiler, Communications of the ACM, vol.52, issue.7, pp.107-115, 2009.
DOI : 10.1145/1538788.1538814
URL : https://hal.archives-ouvertes.fr/inria-00415861

J. Y. Leung and M. L. Merrill, A note on preemptive scheduling of periodic, real-time tasks, Information Processing Letters, vol.11, issue.3, pp.115-118, 1980.
DOI : 10.1016/0020-0190(80)90123-4

C. L. Liu and J. Layland, Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment, Journal of the ACM, vol.20, issue.1, pp.46-61, 1973.
DOI : 10.1145/321738.321743

M. Marouf, L. George, and Y. Sorel, Schedulability analysis for a combination of non-preemptive strict periodic tasks and preemptive sporadic tasks, Proceedings of 2012 IEEE 17th International Conference on Emerging Technologies & Factory Automation (ETFA 2012), p.131, 2012.
DOI : 10.1109/ETFA.2012.6489569
URL : https://hal.archives-ouvertes.fr/hal-00737917

J. F. Mason, K. R. Luecke, and J. A. Luke, Device drivers in time and space partitioned operating systems, 25th Digital Avionics Systems Conference, p.135, 2006.

A. Monot, N. Navet, F. Simonot, and B. Bavoux, Multicore scheduling in automotive ECUs, Proceedings ERTSS, p.97, 2010.
URL : https://hal.archives-ouvertes.fr/inria-00543179

. Muchnick, Advanced Compiler Design and Implementation, p.114, 1997.

A. Munier, The basic cyclic scheduling problem with linear precedence constraints, Discrete Applied Mathematics, vol.64, issue.3, pp.219-238, 1996.
DOI : 10.1016/0166-218X(94)00126-X

J. Pagetti, F. Forget, M. Boniol, D. Cordovilla, and . Lesens, Multi-task implementation of multi-periodic synchronous programs. Discrete Event Dynamic Systems, pp.307-338, 2011.
URL : https://hal.archives-ouvertes.fr/inria-00638936

Q. Pan, T. Gautier, L. Besnard, and Y. Sorel, Signal to syn- dex: Translation between synchronous formalisms. internal report, 2003.

L. T. Phan, S. Chakraborty, and P. S. Thiagarajan, A Multi-mode Real-Time Calculus, 2008 Real-Time Systems Symposium, pp.59-69, 2008.
DOI : 10.1109/RTSS.2008.47

P. Pop, P. Eles, and Z. Peng, Scheduling with optimized communication for time-triggered embedded systems, Proceedings of the seventh international workshop on Hardware/software codesign , CODES '99, p.132, 1999.
DOI : 10.1145/301177.303812

D. Potop-butucaru and I. Puaut, Integrated Worst-Case Execution Time Estimation of Multicore Applications Schloss Dagstuhl?Leibniz-Zentrum fuer Informatik, 13th International Workshop on Worst-Case Execution Time Analysis of OpenAccess Series in Informatics (OASIcs), pp.21-31, 2013.

Y. Potop-butucaru and . Sorel, Approche synchrone et ordonnancement In Ordonnancement dans les systèmes temps réel, pp.325-364, 2014.

D. Potop-butucaru, R. D. Simone, and J. P. Talpin, The synchronous hypothesis and synchronous languages, in embedded systems handbook, p.29, 2005.

D. Potop-butucaru, R. De-simone, Y. Sorel, and J. Talpin, Clock-driven distributed real-time implementation of endochronous synchronous programs, Proceedings of the seventh ACM international conference on Embedded software, EMSOFT '09, pp.147-156, 2009.
DOI : 10.1145/1629335.1629356
URL : https://hal.archives-ouvertes.fr/inria-00485007

A. Potop-butucaru, S. Azim, and . Fischmeister, Semantics-preserving implementation of synchronous specifications over dynamic TDMA distributed architectures, Proceedings of the tenth ACM international conference on Embedded software, EMSOFT '10, pp.98-134, 2010.
DOI : 10.1145/1879021.1879048
URL : https://hal.archives-ouvertes.fr/inria-00544665

C. Pradalier, J. Hermosillo, C. Koike, C. Braillon, P. Bessière et al., The CyCab: a car-like robot navigating autonomously and safely among pedestrians, Robotics and Autonomous Systems, vol.50, issue.1, p.123, 2005.
DOI : 10.1016/j.robot.2004.10.002
URL : https://hal.archives-ouvertes.fr/inria-00182049

W. Puffitsch, E. Noulard, and C. Pagetti, Mapping a multi-rate synchronous language to a many-core processor, 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS), p.132, 2013.
DOI : 10.1109/RTAS.2013.6531101

K. Ramamritham, G. Fohler, and J. M. Adan, Issues in the static allocation and scheduling of complex periodic tasks, Proc. 10th IEEE Workshop on Real-Time Operating Systems and Software, p.132, 1993.

B. R. Rau, Iterative Modulo Scheduling, International Journal of Parallel Programming, vol.3, issue.3, pp.3-64, 1996.
DOI : 10.1007/BF03356742
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.304.8660

B. R. Rau and C. D. Glaeser, Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing, Proceedings of the 14th annual workshop on Microprogramming, p.113, 1981.
DOI : 10.1145/1014192.802449

B. R. Rau, M. Lee, P. P. Tirumalai, and M. S. Schlansker, Register allocation for software pipelined loops, Proceedings PLDI'92, p.119, 1992.

F. Richard, C. Cottet, and . Kaiser, Précédences généralisées et ordonnançabilité des tâches de suivi temps réel d'un laminoir, Journal européen des systèmes automatisés, vol.35, p.65, 2001.

J. Rushby, Bus Architectures for Safety-Critical Embedded Systems, Proceedings EM- SOFT'01, pp.97-146, 2001.
DOI : 10.1007/3-540-45449-7_22

A. Sheikh, O. Brun, P. Hladik, and B. J. Prabhu, Strictly periodic scheduling in ima-based architectures. Real-Time Systems, pp.359-386, 2012.

M. Smelyanskyi, S. Mahlke, E. Davidson, and H. Lee, Predicate-aware scheduling: a technique for reducing resource constraints, International Symposium on Code Generation and Optimization, 2003. CGO 2003., 0103.
DOI : 10.1109/CGO.2003.1191543

Y. Sorel, From modeling/simulation with scilab/scicos to optimized distributed embedded real-time implementation with syndex, Proceedings of the International Workshop On Scilab and Open Source Software Engineering, SOSSE'05, p.69, 2005.

S. Thiele, M. Chakraborty, and . Naedele, Real-time calculus for scheduling hard realtime systems, Circuits and Systems Proceedings. ISCAS IEEE International Symposium on, pp.101-104, 2000.

J. Warter, D. M. Lavery, and W. W. Hwu, The benefit of predicated execution for software pipelining, [1993] Proceedings of the Twenty-sixth Hawaii International Conference on System Sciences, p.113, 1993.
DOI : 10.1109/HICSS.1993.283949

J. Xu, Multiprocessor scheduling of processes with release times, deadlines, precedence, and exclusion relations. Software Engineering, IEEE Transactions on, vol.19, issue.2, pp.139-154, 1993.

H. Yang and S. Ha, Pipelined data parallel task mapping/scheduling technique for mpsoc, Design, Automation Test in Europe Conference Exhibition (DATE), p.104, 2009.

H. Yun, J. Kim, and S. Moon, Time optimal software pipelining of loops with control flows, International Journal of Parallel Programming, vol.31, issue.5, pp.339-391, 2003.
DOI : 10.1023/A:1027387028481

J. Zalamea, J. Llosa, E. Ayguade, and M. Valero, Register constrained modulo scheduling. Parallel and Distributed Systems, IEEE Transactions on, vol.15, issue.5, pp.417-430, 2004.

W. Zheng, J. Chong, C. Pinello, S. Kanajan, and A. Sangiovanni-vincentelli, Extensible and scalable time triggered scheduling, Fifth International Conference on Application of Concurrency to System Design (ACSD'05), pp.97-98, 2005.
DOI : 10.1109/ACSD.2005.13

Z. Zhuge, E. H. Shao, and . Sha, Optimal code size reduction for software-pipelined loops on dsp applications, Proceedings of the International Conference on Parallel Processing, p.102, 2002.