[. Al-khayat, P. Murugappa, A. Baghdadi, and M. Jezequel, Primer: Reed-Solomon Error Correction Codes Area and throughput optimized asip for multi-standard turbo decoding, Rapid System Prototyping (RSP), 2011 22 nd IEEE International Symposium on, pp.79-84, 2011.

R. Asghar and D. Liu, Towards Radix-4, Parallel Interleaver Design to Support High-Throughput Turbo Decoding for Re-Configurability " 33rd IEEE SARNOFF Symposium, 2010.

J. [. Bahl, F. Cocke, J. Jelinek, and . Raviv, Optimal decoding of linear codes for minimizing symbol error rate (Corresp.), IEEE Transactions on Information Theory, vol.20, issue.2, pp.284-287, 1974.
DOI : 10.1109/TIT.1974.1055186

S. Benedetto, D. Divsalar, G. Montorsi, and F. Pollarab, A soft-input softoutput maximum a posteriori (map) module to decode parallel and serial concatenated codes, TDA Progress Report, pp.42-127, 1996.

A. Tarable, S. Benedetto, and G. Montorsi, Mapping Interleaving Laws to Parallel Turbo and LDPC Decoder Architectures, IEEE Transactions on Information Theory, vol.50, issue.9, 2004.
DOI : 10.1109/TIT.2004.833353

A. [. Berrou, P. Glavieux, and . Thitimajshima, Near Shannon limit errorcorrecting coding and decoding: Turbo-codes. 1, Communications, 1993.

I. Geneva, Technical Program, Conference Record, vol.22, pp.1064-1070, 1993.

V. E. Benes, Mathematical Theory of connecting network and telephone trafic, 1965.

C. [. Boppana and . Raghavendra, On self-routing in Benes and shuffle exchange networks, Proceedings of the International Conference on Parallel Processing, pp.196-200, 1988.

C. [. Briki, P. Chavet, E. Coussy, ]. A. Martinbri13a, C. Briki et al., A Design Approach Dedicated to Network-Based and Conflict-Free Parallel InterleaversA Memory Mapping Approach for Network and Controller Optimization in Parallel Interleaver ArchitecturesA Conflict-Free Memory Mapping Approach To Design Parallel Hardware Interleaver Architectures With Optimized Network And Controller, Proceedings of the 22th ACM Great Lakes Symposium on VLSI (GLSVLSI) 2012 Proceedings of the 23th ACM Great Lakes Symposium on VLSI (GLSVLSI) 2013 Proceedings of IEEE Workshop on Signal Processing Systems (SiPS), p.page XX-YY page XX-YY, 2012.

N. G. De-bruijn, A Combinatorial Problem, Koninklijke Nederlandse Akademie v. Wetenschappen, vol.49, pp.758-764, 1946.

]. C. Cha10a, P. Chavet, P. Coussy, E. Urard, and . Martin, Static address generation easing: a design methodology for parallel interleaver architectures, Acoustics Speech and Signal Processing 2010 IEEE International Conference on, pp.1594-1597, 2010.

]. C. Cha10b, P. Chavet, and . Coussy, A memory Mapping Approach for Parallel Interleaver design with multiples read and write accesses, Proc. of the IEEE International Symposium on Circuits and Systems (ISCAS), 2010.

M. [. Chen and . Fossorier, Density evolution for two improved BP-Based decoding algorithms of LDPC codes, IEEE Communications Letters, vol.6, issue.5, 2002.
DOI : 10.1109/4234.1001666

D. L. Dinoi and S. Benedetto, Variable-size interleaver design for parallel turbo decoder architecture, IEEE Trans. Communication, vol.53, p.11, 2005.

R. Dobkin, M. Peleg, and R. Ginosar, Parallel VLSI architectures and parallel interleaving design for low-latency MAP turbo decoders

J. Duato, S. Yalamanchili, and L. Ni, Interconnection Networks an Engineering Approach, pp.20-30, 2003.

D. Documenta122, Frame structure channel coding and modulation for the second generation digital terrestrial television broadcasting system (DVB-T2), 2008.

F. , M. P. Fossorier, M. Mihaljevic, and H. Imai, On multiple slice turbo codes Reduced complexity iterative decoding of low-density parity check codes based on belief propagation, 3rd International Symposium On Turbo Codes and Related Topics, pp.343-346673, 1999.

A. Giulietti, L. Van-der-perre, and M. Strum, Parallel turbo coding interleavers: avoiding collisions in accesses to storage elements, Electronics Letters, vol.38, issue.5, pp.232-234, 2002.
DOI : 10.1049/el:20020148

M. J. Golay, Complementary series, IEEE Transactions on Information Theory, vol.7, issue.2, pp.82-87, 1961.
DOI : 10.1109/TIT.1961.1057620

. Gierszal, DAVINCI Non-Binary LDPC codes: Performance and Complexity Assessment, proc of Future Network & Mobile, 2010.

. [. Hamming, The Bell System Technical Journal, Bell Syst. Tech. J, vol.XXVI, issue.2, pp.147-160, 1950.

. Jing-ling, Parallel Interleavers Through Optimized Memory Address Remapping, IEEE Trans. VLSI Systems, vol.18, issue.6, pp.978-987, 2010.

S. J. Johnson, Iterative Error Correction Turbo, Low-Density Parity-Check and Repeat?Accumulate Codes, 2010.

F. Kienle, M. J. Thul, and N. When, Implementation Issues of Scalable LDPC-Decoders, Proceeding of 3rd International Symposium on Turbo Codes and Related Topics, pp.291-294, 2003.

J. Kwak and K. Lee, Design of dividable interleaver for parallel decoding in turbo codes A new Benes network control algorithm, Electron. Lett. IEEE Trans. Comput, vol.38, issue.22 6, pp.1362-136436, 1987.

. [. Lenfant, Parallel Permutations of Data: A Benes Network Control Algorithm for Frequently Used Permutations, IEEE Transactions on Computers, vol.27, issue.7, pp.637-647, 1978.
DOI : 10.1109/TC.1978.1675164

S. Lin, D. J. Costello, J. J. Mackay-david, and R. M. Neal, Error control Coding " Pearson Education Technical Specification Group Radio Access Network; Evolved Universal Terrestrial Radio Access; Multiplexing and Channel Coding (Release 8), Electronics letters, 1996.

M. Mansour and N. Shanbhag, High-throughput LDPC decoders, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.11, issue.6, pp.976-996, 2003.
DOI : 10.1109/TVLSI.2003.817545

O. [. Moussa, A. Muller, M. Baghdadi, and . Jezequel, Butterfly and benesbased on-chip communication networks for multiprocessor turbo decoding, Design, Automation Test in Europe Conference Exhibition, pp.1-6, 2007.

A. [. Moussa and M. Baghdadi, Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder, Proceedings of the 45th annual conference on Design automation, DAC '08, 2008.
DOI : 10.1145/1391469.1391582

]. O. Mul06a, A. Muller, M. Baghdadi, and . Jezequel, Spc05-3: On the parallelism of convolutional turbo decoding and interleaving interference, Global Telecommunications Conference, p.2006, 2006.

]. O. Mul06b, A. Muller, and M. Baghdadi, ASIP-based multiprocessor SoC design for simple and double binary turbo decoding, DATE, 2006.

S. [. Nassimi and . Sahni, A Self-Routing Benes Network and Parallel Permutation Algorithms, IEEE Transactions on Computers, vol.30, issue.5, pp.332-340, 1981.
DOI : 10.1109/TC.1981.1675791

S. [. Nassimi and . Sahni, Parallel Algorithms to Set Up the Benes Permutation Network, IEEE Transactions on Computers, vol.31, issue.2, pp.148-154, 1982.
DOI : 10.1109/TC.1982.1675960

M. [. Neeb, N. Thul, and . Wehn, Network-on-Chip-Centric Approach to Interleaving in High Throughput Channel Decoders, 2005 IEEE International Symposium on Circuits and Systems, pp.1766-1769, 2005.
DOI : 10.1109/ISCAS.2005.1464950

J. Pearl, Probabilistic Reasoning in Intelligent Systems: Networks of Plausible reference, 1988.

F. [. Quaglio, C. Vacca, A. Castellano, M. G. Tarable, and . Asera, Interconnection framework for high-throughput, flexible LDPC decoders, Proceedings of the Design Automation & Test in Europe Conference, 2006.
DOI : 10.1109/DATE.2006.243815

]. S. Reh14a, C. Ur-rehman, P. Chavet, and . Coussy, A Memory Mapping Approach based on Network Customization to Design Conflict-Free Parallel Hardware Architectures, Proceedings of the 24th ACM Great Lakes Symposium on VLSI (GLSVLSI) 2014, pp.page XX-YY, 2014.

]. S. Reh14b, A. Ur-rehman, P. Sani, C. Coussy, and . Chavet, Embedding Polynomial Time Memory Mapping and Routing Algorithms on-chip to Design Configurable Decoder Architecture, Proceedings of the 39th IEEE International Conference on Acoustics, Speech and Signal Processing, 2014.

. Saeed, A. Rehman, P. Sani, C. Coussy, and . Chavet, On-Chip Implementation Of Memory Mapping Algorithm To Support Flexible Decoder Architecture, Proceedings of the 38th IEEE International Conference on Acoustics, Speech and Signal Processing, 2013.

[. David, . Rehman-saeed-ur, . Sani-awais, . Michel, . Cyrille et al., A dedicated approach to explore design space for hardware architecture of turbo decoders, SiPS IEEE Workshop on Signal Processing Systems, vol.2012, issue.17, pp.2012-288, 2012.

[. Rosa, C. Passerone, F. Gregoretti, and L. , Implementation of a UMTS turbodecoder on dynamically reconfigurable platform, DATE, 2004.

]. A. San11a, P. Sani, C. Coussy, E. Chavet, and . Martin, A methodology based on transportation problem modeling for designing parallel interleaver architectures, Acoustics, Speech and Signal Processing (ICASSP) IEEE International Conference on, pp.1613-1616, 2011.

]. A. San11b, P. Sani, C. Coussy, E. Chavet, and . Martin, An approach based on edge coloring of tripartite graph for designing parallel ldpc interleaver architecture, Circuits and Systems (ISCAS), 2011 IEEE International Symposium on, pp.1720-1723, 2011.

. [. Sani, Bipartite edge coloring approach for designing parallel hardware interleaver architecture, 2012.

C. [. Sani, P. Chavet, and . Coussy, A First Step Toward On-Chip Memory Mapping for Parallel Turbo and LDPC Decoders: A Polynomial Time Mapping Algorithm, IEEE Transactions on Signal Processing, vol.61, issue.16, pp.16-4127, 2013.
DOI : 10.1109/TSP.2013.2264057
URL : https://hal.archives-ouvertes.fr/hal-00820779

C. E. Shannon, A Theorem on Coloring the Lines of a Network, Proceedings of the IEEE Workshop on Signal Processing Systems The Mathematical Coloring Book Journal of Solid state circuits, pp.148-151, 1949.
DOI : 10.1002/sapm1949281148

. [. Takeshita, On maximum contention-free interleavers and permutation polynomials over integer rings, IEEE Transactions on Information Theory, vol.52, issue.3, pp.1249-1253, 2006.
DOI : 10.1109/TIT.2005.864450

V. G. Vizing, On an estimate of the chromatic class of a p-graph(In Russian), Diskret.Analiz, vol.3, pp.25-30, 1964.

G. Wang, . Sun, Y. Cavallaro, M. Guo, N. Thul et al., High-throughput contention-free concurrent interleaver architecture for multi-standard turbo decoder Application-Specific Systems, Architectures and Processors (ASAP) Enabling high-speed turbo decoding through concurrent interleaving, Proc. IEEE International Symposium on Circuits and Systems (ISCAS), pp.897-900, 2002.

]. M. Weh02a, F. Thul, N. Gilbert, and . Wehn, Optimized Concurrent Interleaving for High-speed Turbo-Decoding, Proc. 9rh IEEE International Conference on Electronics, Circuits and Systems -ICECS 2002, 2002.

F. [. Thul, N. Gilbert, and . Wehn, Concurrent interleaving architectures for high-throughput channel coding, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)., pp.613-616, 2003.
DOI : 10.1109/ICASSP.2003.1202441

[. P802, 02, Part 11 Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: Enhancements for Higher Throughput, 2008.

[. P802, 16e, Part 16 Air Interface for Fixed and Mobile Broadband Wireless Access Systems Amendment 2: Physical and Medium Access Control Layers for Combined Fixed and Mobile Operation in Licensed Bands, 2006.

. [. When, SOC-Network for Interleaving in wireless Communications, MPSOC, 2004.

C. Wong, M. Lai, C. Lin, H. Chang, and C. Lee, Turbo Decoder Using Contention-Free Interleaver and Parallel Architecture, IEEE Journal of Solid-State Circuits, vol.45, issue.2, pp.422-432, 2010.
DOI : 10.1109/JSSC.2009.2038428

C. Cheng, H. Wong, and . Chang, High-efficiency processing schedule for parallel turbo decoders using qpp interleaver, IEEE Transations on Circuits and Systems, vol.58, pp.1412-1420, 2011.

[. Wong and H. Chang, Reconfigurable Turbo Decoder With Parallel Architecture for 3GPP LTE System, IEEE Trans. Circuits Syst

J. P. Woodard and L. Hanzo, Comparative study of turbo decoding techniques: an overview, IEEE Transactions on Vehicular Technology, vol.49, issue.6, pp.2208-2233, 2000.
DOI : 10.1109/25.901892

X. Hu, E. Eleftheriou, and D. M. Arnold, Regular and irregular progressive edge-growth Tanner graphs, IEEE Trans. Inf. Theory, pp.51-386, 2005.

Y. Sun and J. R. Cavallaro, Efficient hardware implementation of a highly-parallel 3GPP LTE/LTE-advance turbo decoder, Integration, the VLSI Journal, vol.44, issue.4, pp.305-315, 2011.
DOI : 10.1016/j.vlsi.2010.07.001

Y. [. Yoon and . Bar-ness, A parallel MAP algorithm for low latency turbo decoding, IEEE Communications Letters, vol.6, issue.7, pp.288-290, 2002.
DOI : 10.1109/LCOMM.2002.801310

Y. Zhang and K. Parhi, Parallel turbo decoding, Proceedings of the ISCAS '04, pp.23-26, 2004.

J. Zhang and M. P. Fossorier, Shuffled Iterative Decoding, IEEE Transactions on Communications, vol.53, issue.2, pp.209-213, 2005.
DOI : 10.1109/TCOMM.2004.841982

J. Zhang, Y. Wang, M. P. Fossorier, S. Ur-rehman, C. Chavet et al., Iterative Decoding With Replicas, Proceedings of the 24th ACM Great Lakes Symposium on VLSI (GLSVLSI) 2014, pp.1644-1663, 2007.
DOI : 10.1109/TIT.2007.894683

]. S. National-conference-[-reh14c, C. Ur-rehman, P. Chavet, and . Coussy, Designing optimized parallel interleaver architecture through network customization, Colloque national du GDR SoC-SiP, 2014.