S. Gestion-des, 89 5.6.2 Fonctions du module de synchronisation, p.92

.. Support-de-la-parallélisation-dynamique, 113 6.2.4 Adaptation de l'application, p.113

.. Étude-des-performances-de-l-'équilibrage-de-charge, 117 6.3.1 Comparaison de l'équilibrage de charge avec un parallélisme fixe 117 6.3.2 Comparaison de l'équilibrage de charge avec des parallélismes calculés hors-ligne, p.119

M. Texier, R. David, K. B. Chehida, and O. Sentieys, Graphic rendering application profiling on a shared memory MPSOC architecture, Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP), 2011.
DOI : 10.1109/DASIP.2011.6136864
URL : https://hal.archives-ouvertes.fr/hal-00747701

C. H. Van-berkel, Multi-core for mobile phones, 2009 Design, Automation & Test in Europe Conference & Exhibition, pp.1260-1265, 2009.
DOI : 10.1109/DATE.2009.5090858

K. Pentikousis, In search of energy-efficient mobile networking, IEEE Communications Magazine, vol.48, issue.1, pp.95-103, 2010.
DOI : 10.1109/MCOM.2010.5394036

O. M-alexandre-carbon, K. B. Héron, R. Chehida, and . David, Impact of power management on temperature and reliability evolution for an embedded manycore architecture, ARCS, 2011.

J. Michael and . Flynn, Computer architecture : pipelined and parallel processor design, pp.54-56, 1995.

D. Seal, ARM architecture reference manual, 2000.

J. Hennessy, N. Jouppi, S. Przybylski, C. Rowen, T. Gross et al., MIPS, ACM SIGMICRO Newsletter, vol.13, issue.4, pp.17-22, 1982.
DOI : 10.1145/1014194.800930

L. David, T. Weaver, and . Gremond, The SPARC architecture manual, 1994.

A. Peleg, S. Wilkie, and U. Weiser, Intel MMX for multimedia PCs, Communications of the ACM, vol.40, issue.1, pp.24-38, 1997.
DOI : 10.1145/242857.242865

K. Srinivas, V. Raman, J. Pentkovski, and . Keshava, Implementing streaming simd extensions on the pentium iii processor, pp.47-57, 2000.

R. Venu-gopal, Neon technology introduction. ARM Corporation, 2008.

D. Cormie, Jazelle?-arm® architecture extensions for java applications, ARM, 2000.

A. Joseph and . Fisher, Very long instruction word architectures and the ELI-512, 1983.

D. Kevin and . Kissell, Mips mt : A multithreaded risc architecture for embedded real-time processing, High Performance Embedded Architectures and Compilers, pp.9-21, 2008.

T. Horel and G. Lauterbach, UltraSPARC-III: designing third-generation 64-bit performance, IEEE Micro, vol.19, issue.3, pp.73-85, 1999.
DOI : 10.1109/40.768506

T. Marr and D. , Hyper-threading technology architecture and microarchitecture : a hyperhtext history, Intel Technology J, 2002.

A. Big, little processing with the cortex-a15 and cortex-a7 processors

G. Blake, R. G. Dreslinski, and T. Mudge, A survey of multicore processors, IEEE Signal Processing Magazine, vol.26, issue.6, pp.26-37, 2009.
DOI : 10.1109/MSP.2009.934110

J. Nickolls, I. Buck, M. Garland, and K. Skadron, Scalable parallel programming with CUDA, Queue, vol.6, issue.2, pp.40-53, 2008.
DOI : 10.1145/1365490.1365500

K. Skaugen, Petascale to exascale, International Supercomputing Conference, 2010.

. Tilera, Tilera tile pro 64 architecture

N. Ventroux and R. David, SCMP architecture, Proceedings of the Second International Forum on Next-Generation Multicore/Manycore Technologies, IFMT '10, pp.1-6, 2010.
DOI : 10.1145/1882453.1882461
URL : https://hal.archives-ouvertes.fr/inria-00492864

A. James, . Kahle, N. Michael, . Day, . Peter-hofstee et al., Introduction to the cell multiprocessor, IBM journal of Research and Development, vol.49, issue.45, pp.589-604, 2005.

. Asap, An asynchronous array of simple processors. Solid-State Circuits, IEEE Journal, vol.43, issue.3, pp.695-705, 2008.

C. Stmicroelectronics, Platform 2012 : A many-core programmable accelerator for ultra-efficient embedded computing in nanometer technology, p.2010, 2012.

E. Lusk, N. Doss, and A. Skjellum, A high-performance, portable implementation of the mpi message passing interface standard, Parallel Computing, vol.22, pp.789-828, 1996.

R. Chandra, R. Menon, L. Dagum, D. Kohr, D. Maydan et al., Parallel programming in OpenMP, 2000.

L. J. Karam, I. Alkamal, A. Gatherer, G. A. Frantz, D. V. Anderson et al., Trends in multicore DSP platforms, IEEE Signal Processing Magazine, vol.26, issue.6, pp.2638-2687, 2009.
DOI : 10.1109/MSP.2009.934113

. Hayashi, SpursEngine??? a high-performance stream processor derived from cell/B.E.??? for media processing acceleration, 2008 IEEE Hot Chips 20 Symposium (HCS), 2008.
DOI : 10.1109/HOTCHIPS.2008.7476534

M. Butts, Synchronization through communication in a massively parallel processor array. Micro, IEEE, vol.27, issue.5, pp.32-40, 2007.

Y. Lin, H. Lee, M. Woh, Y. Harel, S. Mahlke et al., SODA, Computer Architecture, 2006. ISCA '06. 33rd International Symposium on, pp.89-101, 2006.
DOI : 10.1145/1150019.1136494

B. Richter and J. Smith, Graphics Programming for the 8514/A : The New PC Graphics Standard, 1990.

T. Möller, E. Haines, and N. Hoffman, Real-Time Rendering. Ak Peters Series, 2008.

H. John, Scalable multi-threaded media processing architecture. Patent Application , 03 2007, pp.34232-34234, 2007.

. Intel, Intel graphics media accelerator

K. The and . Group, Opengl opengl 1.1 specification

K. Gray, Microsoft DirectX 9 programmable graphics pipeline, 2003.

P. Bui-tuong, Illumination for computer generated pictures, Commun. ACM, vol.18, issue.6, pp.311-317, 1975.

H. Gouraud, Continuous Shading of Curved Surfaces, IEEE Transactions on Computers, vol.20, issue.6, pp.623-629, 1971.
DOI : 10.1109/T-C.1971.223313

J. F. Blinn, Backface culling snags (rendering algorithm) Computer Graphics and Applications, IEEE, vol.13, issue.6, pp.94-97, 1993.
DOI : 10.1109/38.252595

D. Marcus, J. P. Waller, M. Ewins, . White, F. Paul et al., Efficient primitive traversal using adaptive linear edge function algorithms, Computers and Graphics, vol.23, issue.3, pp.365-375, 1999.

S. L. Graham, P. B. Kessler, M. K. Mckusick, and . Gprof, Gprof, ACM SIGPLAN Notices, vol.17, issue.6, pp.120-126, 1982.
DOI : 10.1145/872726.806987

A. Guerre, N. Ventroux, R. David, and A. Merigot, Approximate-Timed Transactional Level Modeling for MPSoC Exploration: A Network-on-Chip Case Study, 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, pp.390-397, 2009.
DOI : 10.1109/DSD.2009.169

N. Ventroux, A. Guerre, T. Sassolas, L. Moutaoukil, G. Blanc et al., SESAM: An MPSoC Simulation Environment for Dynamic Application Processing, 2010 10th IEEE International Conference on Computer and Information Technology, 2010.
DOI : 10.1109/CIT.2010.322

R. Azevedo, S. Rigo, M. Bartholomeu, G. Araujo, C. Araujo et al., The ArchC Architecture Description Language and Tools, International Journal of Parallel Programming, vol.33, issue.5, pp.453-484, 2005.
DOI : 10.1007/s10766-005-7301-0

C. Bren, K. Mochocki, S. Lahiri, X. S. Cadambi, and . Hu, Signaturebased workload estimation for mobile 3d graphics, Proceedings of the 43rd annual Design Automation Conference, DAC '06, pp.592-597, 2006.

B. Radojevic and M. Zagar, Analysis of issues with load balancing algorithms in hosted (cloud) environments, MIPRO, 2011 Proceedings of the 34th International Convention, pp.416-420, 2011.

L. Kolb, A. Thor, and E. Rahm, Load balancing for mapreduce-based entity resolution, Data Engineering (ICDE), 2012 IEEE 28th International Conference on, pp.618-629, 2012.

J. Ni, Y. Huang, Z. Luan, J. Zhang, and D. Qian, Virtual machine mapping policy based on load balancing in private cloud environment, 2011 International Conference on Cloud and Service Computing, pp.292-295, 2011.
DOI : 10.1109/CSC.2011.6138536

T. Wu, W. Lee, Y. Lin, Y. Lin, H. Chan et al., Dynamic load balancing mechanism based on cloud storage, 2012 Computing, Communications and Applications Conference, pp.102-106, 2012.
DOI : 10.1109/ComComAp.2012.6154011

X. Ren, R. Lin, and H. Zou, A dynamic load balancing strategy for cloud computing platform based on exponential smoothing forecast, 2011 IEEE International Conference on Cloud Computing and Intelligence Systems, pp.220-224, 2011.
DOI : 10.1109/CCIS.2011.6045063

K. Nishant, P. Sharma, V. Krishna, C. Gupta, K. P. Singh et al., Load Balancing of Nodes in Cloud Using Ant Colony Optimization, 2012 UKSim 14th International Conference on Computer Modelling and Simulation, pp.3-8, 2012.
DOI : 10.1109/UKSim.2012.11

A. Schaerf, Y. Shoham, and M. Tennenholtz, Adaptive load balancing : A study in multi-agent learning. arXiv preprint cs, 1995.

E. Pinheiro, R. Bianchini, V. Enrique, T. Carrera, and . Heath, Load balancing and unbalancing for power and performance in cluster-based systems, Workshop on compilers and operating systems for low power, pp.182-195, 2001.

M. Kim, J. Song, D. Kim, and S. Lee, H.264 decoder on embedded dual core with dynamically load-balanced functional paritioning, 2010 IEEE International Conference on Image Processing, pp.3749-3752, 2010.
DOI : 10.1109/ICIP.2010.5653439
URL : https://hal.archives-ouvertes.fr/in2p3-00024976

C. Ding-yun-chen, C. Ho, C. Ju, and . Tsai, A novel parallel h. 264 decoder using dynamic load balance on dual core embedded system, Acoustics , Speech and Signal Processing (ICASSP), 2012 IEEE International Conference on, pp.2313-2316, 2012.

J. Liu and M. Yang, Task scheduling of real-time systems on multi-core embedded processor, Intelligent Systems and Knowledge Engineering (ISKE), 2010 International Conference on, pp.580-583, 2010.

H. Jeon, S. W. Woo-hyong-lee, and . Chung, Load unbalancing strategy for multicore embedded processors. Computers, IEEE Transactions on, vol.59, issue.10, pp.1434-1440, 2010.

A. Aguiar, F. Gohring-de-magalhaes, O. Longhi, and F. Hessel, Task model suitable for dynamic load balancing of real-time applications in noc-based mpsocs, Computer Design (ICCD), 2012 IEEE 30th International Conference on, pp.49-54, 2012.

H. Miller and R. Brunner, Methods and apparatuses for load balancing between multiple processing units, p.463, 2007.

Y. Chen, H. Yang, C. Chung, and W. Wang, Dynamic Reconfigurable Shaders with Load Balancing for Embedded Graphics Processing, 2009 International Conference on Computational Science and Engineering, pp.31-36, 2009.
DOI : 10.1109/CSE.2009.470

W. Liu, J. Chen, and J. Ye, Graphics pipeline scheduling architecture utilizing performance counters, US Patent, vol.20120, p.249564, 2012.

M. Rex and L. Frank, Hardware-based scheduling of gpu work, p.28, 2011.

R. Franck and . Diard, Adaptive load balancing in a multi-processor graphics processing system, US Patent, vol.7, p.75541, 2006.

G. Bilsen, M. Engels, R. Lauwereins, and J. Peperstraete, Cycle-static dataflow, IEEE Transactions on Signal Processing, vol.44, issue.2, pp.397-408, 1996.
DOI : 10.1109/78.485935

B. Bhattacharya, S. Shuvra, and . Bhattacharyya, Parameterized dataflow modeling for dsp systems, pp.2408-2421, 2001.

M. Sen, S. Shuvra, T. Bhattacharyya, W. Lv, and . Wolf, Modeling image processing systems with homogeneous parameterized dataflow graphs, Acoustics, Speech, and Signal Processing, 2005. Proceedings.(ICASSP'05). IEEE International Conference on, p.133, 2005.

Y. Janin, V. Bertin, H. Chauvet, T. Deruyter, C. Eichwald et al., Designing Tightly-coupled Extension Units for the STxP70 Processor, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013, pp.1052-1053, 2013.
DOI : 10.7873/DATE.2013.219

C. Bechara, A. Berhault, N. Ventroux, S. Chevobbe, Y. Lhuillier et al., A small footprint interleaved multithreaded processor for embedded systems, 2011 18th IEEE International Conference on Electronics, Circuits, and Systems, pp.685-690, 2011.
DOI : 10.1109/ICECS.2011.6122367

F. Thabet, Y. Lhuillier, C. Andriamisaina, J. Philippe, and R. David, An Efficient and Flexible Hardware Support for Accelerating Synchronization Operations on the STHORM Many-Core Architecture, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013, pp.531-534, 2013.
DOI : 10.7873/DATE.2013.119

. Apitrace, Tools for tracing opengl, direct3d, and other graphics apis