S. Suresh, B. Swamy, E. Rohou, and A. Seznec, Intercepting functions for memoization ? a case study using transcendental functions, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01178085

. Padrone, E. Riou, P. Rohou, and . Clauss, PADRONE: a Platform for Online Profiling, Analysis, and Optimization, Dynamic Compilation Everywhere, 2014.

[. Benchmarks, T. Rohou, and . Lafage, The pitfalls of benchmarking with applications, Workshop on Modeling, Benchmarking and Simulation, 2010.

I. Developments, [. Garatti, R. Costa, S. C. Reghizzi, and E. Rohou, The impact of alias analysis on VLIW scheduling, 4th International Symposium on High Performance Computing (ISHPC), 2002. LNCS 2327

[. Costa, M. Garatti, E. Rohou, and S. C. Reghizzi, Hardware parameters of VLIW cores and code quality factors affecting alias analysis impact, ST Journal of Research, vol.1, issue.2, pp.97-108, 2004.

[. Rohou, A. C. Ornstein, A. E. Özcan, and M. Cornero, Combining processor virtualization and componentbased engineering in C for many-core heterogeneous embedded MP- SoCs, Workshop on Programming Models for Emerging Architectures (PMEA), 2010.

M. Cornero, R. Costa, R. F. Pascual, A. C. Ornstein, and E. Rohou, An Experimental Environment Validating the Suitability of CLI as an Effective Deployment Format for Embedded Systems, HiPEAC, 2008.
DOI : 10.1007/978-3-540-77560-7_10

[. Svelto, A. Ornstein, and E. Rohou, A stackbased internal representation for GCC, International Workshop on GCC Research Opportunities (GROW), in conjunction with HiPEAC, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00781561

[. Costa, A. C. Ornstein, and E. Rohou, CLI back-end in GCC, GCC Developers' Summit, 2007.

. K. Bibliography, R. Asanovi?, B. Bodik, J. Catanzaro, P. Gebis et al., The Landscape of Parallel Computing Research: A View from Berkeley, 2006.

G. M. Amdahl, Validity of the single processor approach to achieving large scale computing capabilities, Proceedings of the April 18-20, 1967, spring joint computer conference on, AFIPS '67 (Spring), pp.483-485, 1967.
DOI : 10.1145/1465482.1465560

A. W. Appel, Modern Compiler Implementation in C, 1998.
DOI : 10.1017/CBO9781139174930

A. V. Aho, R. Sethi, and J. D. Ullman, Compilers: Principles, Techniques and Tools, 1988.

J. Aycock, A brief history of just-in-time, ACM Computing Surveys, vol.35, issue.2, pp.97-113, 2003.
DOI : 10.1145/857076.857077

[. Bouchez, A. Darte, C. Guillon, and F. Rastello, Register Allocation: What Does the NP-Completeness Proof of Chaitin et al. Really Prove? Or Revisiting Register Allocation: Why and How, LNCS, vol.4382, pp.283-298, 2007.
DOI : 10.1007/978-3-540-72521-3_21

Y. Shekhar, P. Borkar, . Dubey, C. Kevin, . Kahn et al., Platform 2015: Intel processor and platform evolution for the next decade, Technology@ Intel Magazine, vol.3, issue.36, p.16, 1973.

D. F. Bacon, S. L. Graham, and O. J. Sharp, Compiler transformations for high-performance computing, ACM Computing Surveys, vol.26, issue.4, pp.345-420, 1994.
DOI : 10.1145/197405.197406

A. Bouakaz, Predictability of just-in-time compilation, 2010.
URL : https://hal.archives-ouvertes.fr/dumas-00530654

D. Bruening, Efficient, Transparent, and Comprehensive Runtime Code Manipulation, 2004.

M. Berndl, B. Vitale, M. Zaleski, and A. D. Brown, Context Threading: A Flexible and Efficient Dispatch Technique for Virtual Machine Interpreters, International Symposium on Code Generation and Optimization, 2005.
DOI : 10.1109/CGO.2005.14

[. Bruening, Q. Zhao, and S. Amarasinghe, Transparent dynamic instrumentation, Conference on Virtual Execution Environments (VEE), pp.133-144, 2012.

J. Gregory, . Chaitin, A. Marc, . Auslander, K. Ashok et al., Register allocation via coloring, Computer languages, vol.6, issue.1, pp.47-57, 1981.

B. Case, Philips Hopes to Displace DSPs with VLIW. Microprocessor Report, pp.12-15, 1994.

R. T. Cramer, T. Friedman, D. Miller, R. Seberger, M. Wilson et al., Compiling Java just in time, IEEE Micro, vol.17, issue.3, pp.1736-1779, 1997.
DOI : 10.1109/40.591653

A. Chernoff, M. Herdeg, R. Hookway, C. Reeve, N. Rubin et al., FX!32 a profile-directed binary translator, IEEE Micro, vol.18, issue.2, pp.56-64, 1998.
DOI : 10.1109/40.671403

[. Charot and V. Messé, A flexible code generation framework for the design of application specific programmable processors, Proceedings of the seventh international workshop on Hardware/software codesign , CODES '99, pp.27-31, 1999.
DOI : 10.1145/301177.301194

C. Collberg and J. Nagra, Surreptitious software: Obfuscation, Watermarking , and Tamperproofing for Software Protection, 2009.

A. Colin and I. Puaut, A modular and retargetable framework for treebased WCET analysis, Euromicro Conference on Real-Time Systems, pp.37-44, 2001.

N. Cpm-+-14-]-mamadou-ciss, F. Parisey, C. Moreau, J. Dedryver, and . Pierre, A spatiotemporal model for predicting grain aphid population dynamics and optimizing insecticide sprays at the scale of continental France, Environmental Science and Pollution Research, vol.26, issue.7, pp.4819-4827, 2014.
DOI : 10.1007/s11356-013-2245-1

B. Diouf, A. Cohen, F. Rastello, and J. Cavazos, Split Register Allocation: Linear Complexity Without the Performance Penalty, HiPEAC, pp.66-80, 2010.
DOI : 10.1007/978-3-642-11515-8_7

URL : https://hal.archives-ouvertes.fr/inria-00551513

J. [. Davidson and . Gresh, Cint: a RISC interpreter for the C programming language, Symposium on Interpreters and interpretive techniques, 1987.

C. James, . Dehnert, K. Brian, . Grant, P. John et al., The Transmeta code morphing software: using speculation, recovery, and adaptive retranslation to address real-life challenges, International Symposium on Code Generation and Optimization: Feedback-Directed and Runtime Optimization, pp.15-24, 2003.

S. Marc-duranton, B. D. Yehia, K. Sutter, A. De-bosschere, B. Cohen et al., The HiPEAC vision, HiPEAC Roadmap, 2010.

[. A. Ertl and D. Gregg, Optimizing indirect branch prediction accuracy in virtual machine interpreters, PLDI, 2003.

[. A. Ertl and D. Gregg, Combining stack caching with dynamic superinstructions, Proceedings of the 2004 workshop on Interpreters, virtual machines and emulators , IVME '04, pp.7-14, 2004.
DOI : 10.1145/1059579.1059583

]. M. Ert95 and . Ertl, Stack caching for interpreters, PLDI, 1995.

P. Faraboschi, G. Brown, J. A. Fisher, G. Desoli, and F. Homewood, Lx: a technology platform for customizable VLIW embedded processing, ISCA, pp.203-213, 2000.

G. Fursin, J. Cavazos, M. O. Boyle, and O. Temam, MiDataSets: Creating the Conditions for a More Realistic Evaluation of Iterative Optimization, HiPEAC, pp.245-260, 2007.
DOI : 10.1007/978-3-540-69338-3_17

[. Fitzroy-dale, Benefits of compiler optimisation, 2009.

J. Stephen, F. Fink, and . Qian, Design, implementation and evaluation of adaptive recompilation with on-stack replacement, International Symposium on Code Generation and Optimization: Feedback-Directed and Runtime Optimization, 2003.

J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper, The Mälardalen WCET benchmarks: Past, present and future, pp.136-146, 2010.

C. Guillon, A. Moynault, C. Vincent, and H. Knochel, Pseudo accurate emulation for an auto tuning optimization system. HiPEAC Computing Systems Week, Dynamic Compilation Track, 2013.

. Gylfi-Ðór-guðmundsson, Parallelism and Distribution for Very Large Scale Content Based Image Retrieval, 2013.

[. Hall, Gartner: SaaS sales will grow 16.2 % to $10, Computer- Weekly.com, 2010.

J. L. Henning, SPEC CPU2006 benchmark descriptions, ACM SIGARCH Computer Architecture News, vol.34, issue.4, pp.1-17, 2006.
DOI : 10.1145/1186736.1186737

L. John, T. Hennessy, and . Gross, Postpass code optimization of pipeline constraints, TOPLAS, vol.5, issue.3, pp.422-448, 1983.

[. Holsti, T. Långbacka, and S. Saarinen, Using a worst-case execution time tool for real-time verification of the DEBIE software, Data Systems in Aerospace (DASIA), 2000.

M. [. Hill and . Marty, Amdahl's Law in the Multicore Era, Computer, vol.41, issue.7, pp.33-38, 2008.
DOI : 10.1109/MC.2008.209

S. Horwitz, Precise flow-insensitive may-alias analysis is NP-hard, ACM Transactions on Programming Languages and Systems, vol.19, issue.1, pp.1-6, 1997.
DOI : 10.1145/239912.239913

D. Hardy and I. Puaut, Static probabilistic worst case execution time estimation for architectures with faulty instruction caches. Real-Time Systems, pp.128-152, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01086884

R. Hundt, E. Raman, M. Thuresson, and N. Vachharajani, MAO — An extensible micro-architectural optimizer, International Symposium on Code Generation and Optimization (CGO 2011), 2011.
DOI : 10.1109/CGO.2011.5764669

[. Task and P. , IEEE 754-2008, Standard for Floating-Point Arithmetic, 2008.

. Inria, Towards Inria 2020 ? Strategic plan 2013-2017, Int14] Intel. Intel64 and IA-32 Architectures Optimization Reference Manual, pp.248966-248995, 2014.

R. Kennedy, S. Chan, S. Liu, R. Lo, P. Tu et al., Partial redundancy elimination in SSA form, ACM Transactions on Programming Languages and Systems, vol.21, issue.3, pp.627-676, 1999.
DOI : 10.1145/319301.319348

C. Luk, Pin: building customized program analysis tools with dynamic instrumentation, PLDI, 2005.

M. Lam, Software pipelining, PLDI, pp.318-328, 1988.
DOI : 10.1145/989393.989420

B. Lesage, Multicore architectures and worst-case execution time, 2013.
URL : https://hal.archives-ouvertes.fr/tel-00870971

J. Llosa, M. Stefan, and . Freudenberger, Reduced code size modulo scheduling in the absence of hardware support, 35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings., pp.99-110, 2002.
DOI : 10.1109/MICRO.2002.1176242

T. Lafage and A. Seznec, Combining Light Static Code Annotation and Instruction-Set Emulation for Flexible and Efficient On-the-Fly Simulation, Euro- Par Parallel Processing, pp.178-182, 2000.
DOI : 10.1007/3-540-44520-X_23

URL : https://hal.archives-ouvertes.fr/inria-00072837

]. S. Mgg-+-11, Y. Maleki, M. J. Gao, T. Garzarán, D. A. Wong et al., An evaluation of vectorizing compilers, PACT, 2011.

E. Gordon and . Moore, Cramming more components onto integrated circuits, Electronics, pp.114-117, 1965.

P. Michaud and A. Seznec, Damien Fetis, Yiannakis Sazeides, and Theofanis Constantinou. A study of thread migration in temperature-constrained multicores, TACO, vol.4, issue.2, 2007.

S. Steven and . Muchnick, Advanced Compiler Design and Implementation, 1997.

A. Naumann and P. Canal, The role of interpreters in high performance computing, XII Advanced Computing and Analysis Techniques in Physics Research, p.65, 2008.

D. Nuzman, R. Eres, S. Dyshel, M. Zalmanovici, and J. Castanos, JIT technology with C/C++, ACM Transactions on Architecture and Code Optimization, vol.10, issue.4, pp.1-5925, 2013.
DOI : 10.1145/2541228.2555315

G. Noriskin, Writing High-Performance Managed Applications: A Primer, MSDN Library. Microsoft, 2003.

B. Surya-narayanan-natarajan, A. Swamy, and . Seznec, Modeling multithreaded programs execution time in the many-core era, 2013.

[. Pouchet, U. Bondhugula, C. Bastoul, A. Cohen, J. Ramanujam et al., Combined Iterative and Model-driven Optimization in an Automatic Parallelization Framework, 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, 2010.
DOI : 10.1109/SC.2010.14

URL : https://hal.archives-ouvertes.fr/inria-00551067

F. Pollack, New microarchitecture challenges in the coming generations of CMOS process technologies. MICRO'32 Keynote, 1999.

I. Piumarta and F. Riccardi, Optimizing direct threaded code by selective inlining, SIGPLAN Not, vol.33, issue.5, 1998.

T. Proebsting, Proebsting's law. http://research.microsoft.com/en-us/um, 1998.

A. [. Puschner and . Schedl, Computing maximum task execution times ? a graph based approach, RTSS, pp.67-91, 1997.

. Pugh, Is code optimization (research) relevant? Dagstuhl Seminar 381 ? http, 2000.

[. Paleczny, C. Vick, and C. Click, The Java HotSpot TM Server Compiler, Proc. of the Java Virtual Machine Research and Technology Symposium, 2001.

J. Reineke, D. Grund, C. Berg, and R. Wilhelm, Timing predictability of cache replacement policies. Real-Time Systems, pp.99-122, 2007.

Y. Shi, K. Casey, M. A. Ertl, and D. Gregg, Virtual machine showdown: Stack versus registers, ACM TACO, vol.4, issue.4, 2008.

K. Scott, On Proebsting's law, 2001.

D. Michael, G. Smith, and . Holloway, An introduction to Machine SUIF and its portable libraries for analysis and optimization, Division of Engineering and Applied Sciences, 2002.

A. Seznec and P. Michaud, A case for (partially) TAgged GEometric history length branch prediction, JILP, vol.8, 2006.

A. Seznec and N. Sendrier, HAVEGE, ACM Transactions on Modeling and Computer Simulation, vol.13, issue.4, pp.334-346, 2003.
DOI : 10.1145/945511.945516

[. Theiling, C. Ferdinand, and R. Wilhelm, Fast and precise WCET prediction by separated cache and path analyses. Real-Time Systems, pp.157-179, 2000.

C. Valensi, A generic approach to the definition of low-level components for multi-architecture binary analysis, 2014.

P. Robert, . Wilson, S. Robert, . French, S. Christopher et al., SUIF: An infrastructure for research on parallelizing and optimizing compilers, ACM Sigplan Notices, issue.12, pp.2931-2968, 1994.

P. Aarts, M. Barreteau, F. Bodin, P. Brinkhaus, Z. Chamski et al., Oceans: Optimizing compilers for embedded applications Oceans: Optimising compilers for embedded applications Oceans: Optimising compilers for embedded applications GCDS: A compiler strategy for trading code size against performance in embedded applications Towards a retargetable framework for software pipelining Functional specification of SALTO: A retargetable system for asssembly language transformation and optimization Iterative compilation in a non-linear optimisation space, Third International Euro-Par Conference on Parallel Processing (Euro-Par) 4th International Euro-Par Conference on Parallel Processing 5th International Euro-Par Conference on Parallel Processing (Euro-Par) LNCS 1685. [BCE + 97 7th International Workshop on Compilers for Parallel Computers (CPC)BKK + 98 Workshop on Profile and Feedback-Directed Compilation (FDO-1), in conjunction with PACT '98 Stéphane Chauveau, and Erven Rohou. Porting an ocean code to MPI using TSF. In LCPC, pp.1351-1356, 1863.

A. Bouakaz, I. Puaut, and E. Rohou, Predictable Binary Code Cache: A First Step towards Reconciling Predictability and Just-in-Time Compilation, 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium, pp.223-232, 2011.
DOI : 10.1109/RTAS.2011.29

URL : https://hal.archives-ouvertes.fr/inria-00589690

M. Cornero, R. Costa, R. F. Pascual, A. C. Ornstein, and E. Rohou, An Experimental Environment Validating the Suitability of CLI as an Effective Deployment Format for Embedded Systems, In HiPEAC LNCS, vol.4917, pp.130-144, 2008.
DOI : 10.1007/978-3-540-77560-7_10

[. Chamski, C. Eisenbeis, and E. Rohou, Flexible issue slot assignment for VLIW architectures, International Workshop on Compiler and Architecture Support for Embedded Systems (CASES), 1999.
URL : https://hal.archives-ouvertes.fr/inria-00072876

[. Costa, M. Garatti, E. Rohou, and S. C. Reghizzi, Hardware parameters of VLIW cores and code quality factors affecting alias analysis impact, ST Journal of Research, vol.1, issue.2, pp.97-108, 2004.

[. Costa, A. C. Ornstein, and E. Rohou, CLI back-end in GCC, GCC Developers' Summit, pp.111-116, 2007.

R. Costa and E. Rohou, Comparing the size of .NET applications with native code, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, CODES+ISSS '05, pp.99-104, 2005.
DOI : 10.1145/1084834.1084862

A. Cohen and E. Rohou, Processor virtualization and split compilation for heterogeneous multicore embedded systems, Proceedings of the 47th Design Automation Conference on, DAC '10, pp.102-107, 2010.
DOI : 10.1145/1837274.1837303

URL : https://hal.archives-ouvertes.fr/inria-00472274

[. Drach, E. Rohou, and A. Seznec, Influence de la structure du pipeline sur les instructions de chargement, Technique et Science Informatiques (TSI), vol.15, issue.1, pp.91-111, 1996.

[. Eisenbeis, Z. Chamski, and E. Rohou, Flexible issue slot assignment for VLIW architectures, SCOPES, 1999.
URL : https://hal.archives-ouvertes.fr/inria-00072876

S. Elshobaky, A. El-mahdy, E. Rohou, A. Layla, M. N. El-sayed et al., A lightweight incremental analysis and profiling framework for embedded devices, Proceedings of the 17th International Workshop on Software and Compilers for Embedded Systems, SCOPES '14, pp.60-68, 2014.
DOI : 10.1145/2609248.2609263

URL : https://hal.archives-ouvertes.fr/hal-01086903

M. Garatti, R. Costa, S. C. Reghizzi, and E. Rohou, The Impact of Alias Analysis on VLIW Scheduling, International Symposium on High Performance Computing (ISHPC), pp.93-105, 2002.
DOI : 10.1007/3-540-47847-7_10

[. Hataba, A. El-mahdy, and E. Rohou, OJIT: A novel obfuscation approach using standard just-in-time compiler transformations, International Workshop on Dynamic Compilation Everywhere, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01162998

[. Hataba, A. El-mahdy, A. Shoukry, and E. Rohou, OJIT: A Novel Secure Remote Execution Technology By Obfuscated Just-In-Time Compilation, Third European LLVM Conference, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00909766

E. Hallou, P. Rohou, A. Clauss, and . Ketterlin, Dynamic revectorization of binary code, SAMOS, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01155207

P. Le?nicki, A. Cohen, G. Fursin, M. Cornero, A. Ornstein et al., Split compilation: an application to just-in-time vectorization, International Workshop on GCC for Research in Embedded and Parallel Systems (GREPS), in conjunction with PACT'07, 2007.

[. Li, I. Puaut, and E. Rohou, Traceability of Flow Information, Proceedings of the 22nd International Conference on Real-Time Networks and Systems, RTNS '14, 2014.
DOI : 10.1145/2659787.2659805

URL : https://hal.archives-ouvertes.fr/hal-01072138

[. Li, I. Puaut, and E. Rohou, Tracing Flow Information for Tighter WCET Estimation: Application to Vectorization, 2015 IEEE 21st International Conference on Embedded and Real-Time Computing Systems and Applications, 2015.
DOI : 10.1109/RTCSA.2015.18

URL : https://hal.archives-ouvertes.fr/hal-01177902

A. Thierry-lafage, E. Seznec, F. Rohou, and . Bodin, Code cloning tracing: A new approach to trace collection, 1998.

A. Thierry-lafage, E. Seznec, F. Rohou, and . Bodin, Code cloning tracing: A " pay per trace " approach, 5th International Euro-Par Conference on Parallel Processing (Euro-Par), pp.1265-1268, 1999.

E. Munk, C. Ayguadé, P. Bastoul, Z. Carpenter, A. Chamski et al., ACOTES Project: Advanced Compiler Technologies for Embedded Streaming, International Journal of Parallel Programming, vol.4, issue.2, pp.39397-450, 2011.
DOI : 10.1007/s10766-010-0132-7

URL : https://hal.archives-ouvertes.fr/inria-00551083

D. Nuzman, S. Dyshel, E. Rohou, I. Rosen, K. Williams et al., Albert Cohen, and Ayal Zaks. Vapor SIMD: Auto-vectorize once, run everywhere, CGO, pp.151-160, 2011.

[. Omar, A. El-mahdy, and E. Rohou, Arbitrary control-flow embedding into multiple threads for obfuscation, Proceedings of the 2nd international workshop on Security in cloud computing, SCC '14, pp.51-58, 2014.
DOI : 10.1145/2600075.2600080

URL : https://hal.archives-ouvertes.fr/hal-01086958

[. Rohou, F. Bodin, Z. Chamski, and A. Seznec, Salto: un système pour la manipulation de code assembleur, Journées Adéquation Algorithme Architecture en Traitement du Signal et Images, pp.113-120, 1998.

[. Rohou, F. Bodin, C. Eisenbeis, and A. Seznec, GCDS: Global constraints-driven strategy, 3rd International Workshop for Code Generation for Embedded Processors (CGEP), 1998.

[. Rohou, F. Bodin, C. Eisenbeis, and A. Seznec, Handling global constraints in compiler strategy, International Journal of Parallel Programming, vol.28, issue.4, pp.325-345, 2000.
DOI : 10.1023/A:1007502921104

F. Rbs-+-96-]-erven-rohou, A. Bodin, and . Seznec, Gwendal Le Fol, François Charot, and Frédéric Raimbault. Salto: System for assembly language transformation and optimization, 6th Workshop on Compilers for Parallel Computers (CPC), pp.261-272, 1996.

S. Rdn-+-11-]-erven-rohou, D. Dyshel, I. Nuzman, K. Rosen, and . Williams, Albert Cohen, and Ayal Zaks. Speculatively vectorized bytecode, HiPEAC, pp.35-44, 2011.

[. Rohou and T. Lafage, The pitfalls of benchmarking with applications, Sixth Annual Workshop on Modeling, Benchmarking and Simulation, 2010.
URL : https://hal.archives-ouvertes.fr/inria-00492997

[. Rohou, Bharath Narasimha Swamy, and André Seznec. Branch prediction and the performance of interpreters ? don't trust folklore, CGO, 2015.

[. Rohou, A. Ornstein, and M. Cornero, Compiling C to CLI for heterogeneous multicore system-on-chips, 5th HiPEAC Industrial Workshop, 2008.

[. Rohou, A. C. Ornstein, and M. Cornero, CLI-based compilation flows for the C language, 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, pp.162-169, 2010.
DOI : 10.1109/ICSAMOS.2010.5642069

URL : https://hal.archives-ouvertes.fr/inria-00505640

E. Rohou, Étude du parallélisme d'instructions. Master's thesis, University of Rennes 1, 1994.

E. Rohou, Programming "multimedia" architectures for performance. Distributed Virtual Environments, organized by the French Ministry of Industry, 1997.

E. Rohou, Infrastructures et Stratégies de Compilation pour Parallélisme à grain fin, 1998.

E. Rohou, Combining processor virtualization and split compilation for heterogeneous multicore embedded systems In Emerging Uses and Paradigms for Dynamic Binary Translation, number 08441 in Dagstuhl Seminar Proceedings Schloss Dagstuhl -Leibniz-Zentrum fuer Informatik, 2009.

E. Rohou, Portable and efficient auto-vectorized bytecode: a look at the interaction between static and JIT compilers, 2nd International Workshop on GCC Research Opportunities (GROW'10), 2010.
URL : https://hal.archives-ouvertes.fr/inria-00468015

E. Rohou, Tiptop: Hardware Performance Counters for the Masses, 2012 41st International Conference on Parallel Processing Workshops, pp.404-413, 2012.
DOI : 10.1109/ICPPW.2012.58

URL : https://hal.archives-ouvertes.fr/hal-00639173

[. Rohou, A. C. Ornstein, A. E. Özcan, and M. Cornero, Combining processor virtualization and component-based engineering in C for many-core heterogeneous embedded MPSoCs, Second Workshop on Programming Models for Emerging Architectures (PMEA), 2010.
URL : https://hal.archives-ouvertes.fr/inria-00589691

[. Rohou and M. D. Smith, Dynamically managing processor temperature and power, Workshop on Feedback-Directed Optimization (FDO-2), in conjunction with MICRO-32, pp.73-80, 1999.

[. Rohou, K. Williams, and D. Yuste, Vectorization technology to improve interpreter performance, ACM Transactions on Architecture and Code Optimization, vol.9, issue.4, pp.1-2622, 2013.
DOI : 10.1145/2400682.2400685

URL : https://hal.archives-ouvertes.fr/hal-00747072

G. Svelto, A. Ornstein, and E. Rohou, A stack-based internal representation for GCC, First International Workshop on GCC Research Opportunities (GROW), in conjunction with HiPEAC, pp.37-48, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00781561

A. Suresh, E. Bharath-swamy-narasimha, A. Rohou, and . Seznec, Intercepting functions for memoization ? a case study using transcendental functions, TACO, vol.12181818, issue.2, pp.1-1823, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01178085

P. Van-der-mark, E. Rohou, F. Bodin, Z. Chamski, and C. Eisenbeis, Using iterative compilation for managing software pipeline-unrolling tradeoffs, SCOPES, 1999.

[. Yusuf, A. El-mahdy, and E. Rohou, On-stack replacement to improve JIT-based obfuscation a preliminary study, 2013 Second International Japan-Egypt Conference on Electronics, Communications and Computers (JEC-ECC), 2013.
DOI : 10.1109/JEC-ECC.2013.6766392

URL : https://hal.archives-ouvertes.fr/hal-00909722