R. Alur and D. L. Dill, A theory of timed automata, Theoretical Computer Science, vol.126, issue.2, pp.183-235, 1994.
DOI : 10.1016/0304-3975(94)90010-8

M. K. Aguilera, C. Delporte-gallet, H. Fauconnier, and S. Toueg, Communication-efficient leader election and consensus with limited link synchrony, Proceedings of the twenty-third annual ACM symposium on Principles of distributed computing , PODC '04, pp.328-337, 2004.
DOI : 10.1145/1011767.1011816
URL : https://hal.archives-ouvertes.fr/hal-00154865

H. Attiya, C. Dwork, N. Lynch, and L. Stockmeyer, Bounds on the time to reach agreement in the presence of timing uncertainty, Journal of the ACM, vol.41, issue.1, pp.122-152, 1994.
DOI : 10.1145/174644.174649

R. Alur, A. Kanade, S. Ramesh, and K. C. Shashidhar, Symbolic analysis for improving simulation coverage of Simulink/Stateflow models, Proceedings of the 7th ACM international conference on Embedded software, EMSOFT '08, pp.89-98, 2008.
DOI : 10.1145/1450058.1450071

R. Alur, Formal verification of hybrid systems, Proceedings of the ninth ACM international conference on Embedded software, EMSOFT '11, pp.273-278, 2011.
DOI : 10.1145/2038642.2038685
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.299.2839

G. Baudart, A. Benveniste, and T. Bourke, Loosely Time-Triggered Architectures, International Conference on Embedded Software (EMSOFT), pp.85-94, 2015.
DOI : 10.1145/2932189
URL : https://hal.archives-ouvertes.fr/hal-01408224

G. Baudart, A. Benveniste, and T. Bourke, Loosely Time-Triggered Architectures, ACM Transactions on Embedded Computing Systems, vol.15, issue.4, pp.71-72, 2016.
DOI : 10.1145/2932189
URL : https://hal.archives-ouvertes.fr/hal-01408224

G. Baudart, A. Benveniste, A. Bouillard, and P. Caspi, A unifying view of Loosely Time-Triggered Architectures, 2014.
URL : https://hal.archives-ouvertes.fr/hal-00955496

A. Benveniste, A. Bouillard, and P. Caspi, A unifying view of loosely time-triggered architectures, Proceedings of the tenth ACM international conference on Embedded software, EMSOFT '10, pp.189-198, 2010.
DOI : 10.1145/1879021.1879047
URL : https://hal.archives-ouvertes.fr/hal-00955496

A. Benveniste, T. Bourke, B. Caillaud, and M. Pouzet, Divide and recycle: types and compilation for a hybrid synchronous language, Conference on Languages, Compilers, and tools for embedded systems (LCTES), pp.61-70, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00654112

[. Benveniste, T. Bourke, B. Caillaud, and M. Pouzet, A hybrid synchronous language with hierarchical automata, Proceedings of the ninth ACM international conference on Embedded software, EMSOFT '11, 2011.
DOI : 10.1145/2038642.2038664
URL : https://hal.archives-ouvertes.fr/hal-00654113

A. Benveniste, T. Bourke, B. Caillaud, and M. Pouzet, Non-standard semantics of hybrid systems modelers, Journal of Computer and System Sciences, vol.78, issue.3, pp.877-910, 2012.
DOI : 10.1016/j.jcss.2011.08.009
URL : https://hal.archives-ouvertes.fr/hal-00766726

G. Baudart, T. Bourke, and M. Pouzet, Soundness of the quasisynchronous abstraction, International Conference on Formal Methods in Computer-Aided Design (FMCAD), pp.9-16, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01175571

A. Benveniste, P. Caspi, M. D. Natale, and C. Pinello, Alberto Sangiovanni-Vincentelli, and Stavros Tripakis. Loosely Time-Triggered Architectures based on Communication-by-Sampling, International Conference on Embedded Software (EMSOFT), pp.231-239, 2007.

A. Benveniste, P. Caspi, S. A. Edwards, N. Halbwachs, P. L. Guernic et al., The synchronous languages 12 years later, Proceedings of the IEEE, pp.64-83, 2003.
DOI : 10.1109/JPROC.2002.805826
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.71.6645

A. Benveniste, P. Caspi, P. L. Guernic, and H. Marchand, Jean-Pierre Talpin, and Stavros Tripakis. A protocol for Loosely Time-Triggered Architectures, International Conference on Embedded Software (EMSOFT), pp.252-265, 2002.

T. Bourke, J. Colaço, and B. Pagano, Cédric Pasteur, and Marc Pouzet. A synchronous-based code generator for explicit hybrid systems languages, International Conference on Compiler Construction (CC), pp.69-88, 2015.

J. Bengtsson and . Clocks, DBMs and states in timed systems, 2002.

[. Berry, Real time programming: special purpose or general purpose languages, 1989.
URL : https://hal.archives-ouvertes.fr/inria-00075494

J. Bertrane, Static analysis of communicating imperfectly-clocked synchronous systems using continuous-time abstract domains, 2008.

A. Benveniste, P. L. Guernic, and C. Jacquemot, Synchronous programming with events and relations: the SIGNAL language and its semantics, Science of Computer Programming, vol.16, issue.2, pp.103-149, 1991.
DOI : 10.1016/0167-6423(91)90001-E
URL : http://doi.org/10.1016/0167-6423(91)90001-e

S. Bhattacharyya, S. P. Miller, J. Yang, S. Smolka, B. Meng et al., Verification of quasi-synchronous systems with Uppaal, Digital Avionics Systems Conference (DASC), pp.8-12, 2014.

[. Scientific, Pacemaker system specification, 2007.

T. Bourke and M. Pouzet, Z??lus, Proceedings of the 16th international conference on Hybrid systems: computation and control, HSCC '13, pp.113-118, 2013.
DOI : 10.1145/2461328.2461348

[. Berry and E. Sentovich, Multiclock Esterel, Conference on Correct Hardware Design and Verification Methods (CHARME), pp.110-125, 2001.
DOI : 10.1007/3-540-44798-9_10

T. Bourke and A. Sowmya, Delays in Esterel, International Workshop on Synchronous Programming (SYNCHRON), 2009.

P. Luca and . Carloni, The role of back-pressure in implementing latency-insensitive systems, Elecronic Notes in Theoretical Computer Science, vol.146, issue.2, pp.61-80, 2006.

P. Caspi, About the Design of Distributed Control Systems: The Quasi-Synchronous Approach, 2000.
DOI : 10.1007/3-540-45416-0_21

P. Caspi, Embedded Control: From Asynchrony to Synchrony and Back, International Conference on Embedded Software (EMSOFT), pp.80-96, 2001.
DOI : 10.1007/3-540-45449-7_7
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.104.1039

P. Caspi and A. Benveniste, Time-robust discrete control over networked Loosely Time-Triggered Architectures, 2008 47th IEEE Conference on Decision and Control, pp.3595-3600, 2008.
DOI : 10.1109/CDC.2008.4738619
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.192.4133

A. Caspi and . Curic, Aude Maignan, Christos Sofronis, Stavros Tripakis, and Peter Niebert. From Simulink to SCADE/Lustre to TTA: a layered approach for distributed embedded applications, Conference on Languages, Compilers, and tools for embedded systems (LCTES), pp.153-162, 2003.

A. Cohen, M. Duranton, C. Eisenbeis, C. Pagetti, F. Plateau et al., N-synchronous Kahn networks: a relaxed model of synchrony for real-time systems, Symposium on Principles of Programming Languages (POPL), pp.180-193, 2006.

C. James, J. Corbett, M. Dean, A. Epstein, C. Fikes et al., Spanner: Google's globally distributed database, Symposium on Operating Systems Design and Implementation (OSDI), pp.261-264, 2012.

[. Cristian and C. Fetzer, The timed asynchronous distributed system model, IEEE Transactions on Parallel and Distributed Systems, vol.10, issue.6, pp.642-657, 1999.
DOI : 10.1109/71.774912
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.14.6961

J. Cortadella and M. Kishinevsky, Synchronous elastic circuits with early evaluation and token counterflow, Design Automation Conference (DAC), pp.416-419, 2007.
DOI : 10.1109/dac.2007.375199

J. Cortadella, A. Kondratyev, L. Lavagno, and C. P. Sotiriou, Desynchronization: Synthesis of Asynchronous Circuits From Synchronous Specifications, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.25, issue.10, pp.1904-1921, 2006.
DOI : 10.1109/TCAD.2005.860958
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.100.8800

[. Cassez and K. G. Larsen, The Impressive Power of Stopwatches, International Conference on Concurrency Theory (CONCUR), pp.138-152, 2000.
DOI : 10.1007/3-540-44618-4_12

A. Champion, A. Mebsout, C. Sticksel, and C. Tinelli, The Kind 2 Model Checker, International Conference on Computer Aided Verification (CAV), pp.510-517, 2016.
DOI : 10.1007/978-3-319-41540-6_29

P. Luca, K. L. Carloni, A. L. Mcmillan, and . Sangiovanni-vincentelli, Theory of latency-insensitive design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.20, issue.9, pp.1059-1076, 2001.

P. Caspi, D. Pilaud, N. Halbwachs, and J. Plaice, Lustre: A declarative language for programming synchronous systems, Symposium on Principles of Programming Languages (POPL), pp.178-188, 1987.
DOI : 10.1145/41625.41641

[. Cristian, Synchronous and asynchronous group communication, Communications of the ACM, 1996.
DOI : 10.1007/978-1-4615-5449-3_1

P. Luca, A. L. Carloni, and . Sangiovanni-vincentelli, Coping with latency in SoC design, IEEE Micro, vol.22, issue.5, pp.24-35, 2002.

L. David and . Dill, Timing assumptions and verification of finite-state concurrent systems, International Workshop on Automatic verification methods for finite state systems (AVMFSS), pp.197-212, 1990.

[. Dwork, N. Lynch, and L. Stockmeyer, Consensus in the presence of partial synchrony, Journal of the ACM, vol.35, issue.2, pp.288-323, 1988.
DOI : 10.1145/42282.42283

S. A. Desai, S. Seshia, D. Qadeer, J. C. Broman, and . Eidson, Approximate Synchrony: An Abstraction for Distributed Almost-Synchronous Systems, International Conference on Computer Aided Verification (CAV), pp.429-448, 2015.
DOI : 10.1007/978-3-319-21668-3_25

C. Flgd-+-11-]-goran-frehse, A. Le-guernic, S. Donzé, R. Cotton, O. Ray et al., SpaceEx: Scalable verification of hybrid systems, International Conference on Computer Aided Verification (CAV), 2011.

R. W. Floyd, Algorithm 97: Shortest path, Communications of the ACM, vol.5, issue.6, p.345, 1962.
DOI : 10.1145/367766.368168

M. J. Fischer, N. A. Lynch, and M. S. Paterson, Impossibility of distributed consensus with one faulty process, Journal of the ACM, vol.32, issue.2, pp.374-382, 1985.
DOI : 10.1145/3149.214121

J. Michael, A. Fischer, and . Michael, Sacrificing serializability to attain high availability of data in an unreliable network, Symposium on Principles of Database Systems (PODS), pp.70-75, 1982.

[. Fetzer, U. Schmid, and M. Süßkraut, On the Possibility of Consensus in Asynchronous Systems with Finite Average Response Times, 25th IEEE International Conference on Distributed Computing Systems (ICDCS'05), pp.271-280, 2005.
DOI : 10.1109/ICDCS.2005.57

D. Garriou, Symbolic simulation of synchronous programs, Electronic Notes in Theoretical Computer Science, vol.65, issue.5, pp.11-18, 2002.
DOI : 10.1016/S1571-0661(05)80436-0
URL : http://doi.org/10.1016/s1571-0661(05)80436-0

A. Gamatié and T. Gautier, The SIGNAL approach to the design of system architectures, 10th IEEE International Conference and Workshop on the Engineering of Computer-Based Systems, 2003. Proceedings., pp.80-88, 2003.
DOI : 10.1109/ECBS.2003.1194786

A. Gamatié and T. Gautier, Synchronous modeling of avionics applications using the signal language, The 9th IEEE Real-Time and Embedded Technology and Applications Symposium, 2003. Proceedings., pp.144-151, 2003.
DOI : 10.1109/RTTAS.2003.1203046

T. Paul-le-guernic, M. L. Gautier, C. L. Borgne, and M. , Programming real-time applications with Signal, Proceedings of the IEEE, pp.1321-1336, 1991.

A. Girault, A survey of automatic distribution method for synchronous programs, International Workshop on Synchronous Languages, Applications and Programs (SLAP), UK, 2005.

[. Halbwachs, Delay analysis in synchronous programs, International Conference on Computer Aided Verification (CAV), pp.333-346, 1993.
DOI : 10.1007/3-540-56922-7_28
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.27.107

N. Halbwachs and S. Baghdadi, Synchronous Modelling of Asynchronous Systems, International Conference on Embedded Software (EMSOFT), pp.240-251, 2002.
DOI : 10.1007/3-540-45828-X_18

[. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud, The synchronous dataflow programming language Lustre, Proceedings of the IEEE, pp.1305-1320, 1991.
DOI : 10.1109/5.97300
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.34.5059

[. Halbwachs, F. Lagnier, and C. Ratel, Programming and verifying real-time systems by means of the synchronous data-flow language LUSTRE, IEEE Transactions on Software Engineering, vol.18, issue.9, 1992.
DOI : 10.1109/32.159839

[. Halbwachs, F. Lagnier, and P. Raymond, Synchronous observers and the verification of reactive systems The Netherlands, International Conference on Algebraic Methodology and Software Technology (AMAST), pp.83-96, 1993.

N. Halbwachs and L. Mandel, Simulation and verification of aysnchronous systems by means of a synchronous model, International Conference on Application of Concurrency to System Design (ACSD), pp.3-14, 2006.

[. Halbwachs, Y. Proy, and P. Raymond, Verification of linear hybrid systems by means of convex approximations, International Static Analysis Symposium (SAS), pp.223-237, 1994.
DOI : 10.1007/3-540-58485-4_43

[. Huyghens, Horologium Oscillatorium: sive de motu pendulorum ad horologia aptato demostrationes geometricae. 1673. The Pendulum Clock: or geometrical demonstrations concerning the motion of pendula as applied to clocks

[. Jahier, N. Halbwachs, and P. Raymond, Synchronous modeling and validation of schedulers dealing with shared resources, 2008.

M. Jourdan, F. Maraninchi, and A. Olivero, Verifying quantitative real-time properties of synchronous programs, International Conference on Computer Aided Verification (CAV), pp.347-358, 1993.
DOI : 10.1007/3-540-56922-7_29
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.37.1173

G. Kahn, The semantics of a simple language for parallel programming, World Computer Congress (IFIP), pp.471-475, 1974.

A. Kanade, R. Alur, F. Ivancic, S. Ramesh, S. Sankaranarayanan et al., Generating and Analyzing Symbolic Traces of Simulink/Stateflow Models, International Conference on Computer Aided Verification (CAV), pp.430-445, 2009.
DOI : 10.1007/978-3-642-02658-4_33
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.152.9823

H. Kopetz and G. Bauer, The Time-Triggered Architecture, Proceedings of the IEEE, pp.112-126, 2003.
DOI : 10.1007/978-1-4419-8237-7_14
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.113.3222

H. Kopetz, Real-time systems: design principles for distributed embedded applications, 2011.

L. Lamport, Time, clocks, and the ordering of events in a distributed system, Communications of the ACM, vol.21, issue.7, pp.558-565, 1978.
DOI : 10.1145/359545.359563

K. Lee, J. C. Eidson, H. Weibel, and D. Mohl, IEEE 1588-standard for a precision clock synchronization protocol for networked measurement and control systems, 2005.

[. Li, L. Gérard, and N. Shankar, Design and verification of multi-rate distributed systems, 2015 ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE), pp.20-29, 2015.
DOI : 10.1109/MEMCOD.2015.7340463

G. Logothetis and K. Schneider, Extending synchronous languages for generating abstract real-time models, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition, p.795, 2002.
DOI : 10.1109/DATE.2002.998390
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.559.6764

R. Larrieu and N. Shankar, A framework for high-assurance quasisynchronous systems, International Conference on Formal Methods and Models for Codesign (MEMOCODE), pp.72-83, 2014.

A. Nancy and . Lynch, Distributed Algorithms, 1996.

F. Maraninchi, Operational and compositional semantics of synchronous automaton compositions, International Conference on Concurrency Theory (CONCUR), pp.550-564, 1992.
DOI : 10.1007/BFb0084815
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.35.450

[. Madl, S. Abdelwahed, and D. C. Schmidt, Verifying distributed real-time properties of embedded systems via graph transformations and model checking, Real-Time Systems, vol.40, issue.1, pp.1-377, 2006.
DOI : 10.1007/s11241-006-6883-y

G. Frederic and . Mather, Primitive clocks, Popular Science Monthly, vol.29, pp.180-192, 1886.

[. Mattern, Virtual time and global states of distributed systems, Parallel and Distributed Algorithms, vol.1, issue.23, pp.215-226, 1989.

C. Mauras, Symbolic simulation of interpreted automata, International Workshop on Synchronous Programming (SYNCHRON), 1996.

P. Steven, S. Miller, C. Bhattacharyya, S. Tinelli, C. Smolka et al., Formal verification of quasi-synchronous systems, 2015.

[. Milner, Calculi for synchrony and asynchrony, Theoretical Computer Science, vol.25, issue.3, pp.267-310, 1983.
DOI : 10.1016/0304-3975(83)90114-7
URL : http://doi.org/10.1016/0304-3975(83)90114-7

L. David and . Mills, Computer Network Time Synchronization, The Network Time Protocol, 2006.

A. Miné, The octagon abstract domain. Higher-Order and Symbolic Computation, pp.31-100, 2006.

[. Mandel, F. Plateau, and M. Pouzet, Static scheduling of latency insensitive designs with Lucy-n, International Conference on Formal Methods in Computer-Aided Design (FMCAD), pp.171-175, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00654843

F. Maraninchi and Y. Rémond, Argos: an automaton-based synchronous language, Computer Languages, vol.27, issue.1-3, pp.61-92, 2001.
DOI : 10.1016/S0096-0551(01)00016-9
URL : https://hal.archives-ouvertes.fr/hal-00273055

[. Plateau, Modèle n-synchrone pour la programmation de réseaux de Kahn à mémoire bornée, 2010.

[. Ponzio, Consensus in the presence of timing uncertainty, Proceedings of the tenth annual ACM symposium on Principles of distributed computing , PODC '91, pp.125-138, 1991.
DOI : 10.1145/112600.112612

M. Pouzet, Lucid Synchrone, Tutorial and Reference Manual, 2006.

S. Ponzio and R. Strong, Semisynchrony and real time, Workshop on Distributed Algorithms (WDAG), 1992.
DOI : 10.1007/3-540-56188-9_9

[. Ptolemaeus, System Design, Modeling, and Simulation: Using Ptolemy II, 2014.

P. Raymond, Recognizing regular expressions by means of dataflow networks, International Colloquium on Automata, Languages and Programming (ICALP), pp.336-347, 1996.
DOI : 10.1007/3-540-61440-0_140
URL : https://hal.archives-ouvertes.fr/hal-00384443

P. Raymond and E. Jahier, Lutin Reference manual Version Trilby-1.54, 2013.

B. Roy, Transitivité et connexité Comptes Rendus Hebdomadaires des Séances de l, Academie des Sciences, vol.249, issue.2, pp.216-218, 1959.

P. Raymond, Y. Roux, and E. Jahier, Lutin: A Language for Specifying and Executing Reactive Scenarios, EURASIP Journal on Embedded Systems, vol.9, issue.1, 2008.
DOI : 10.1007/s10009-006-0023-9
URL : http://doi.org/10.1155/2008/753821

[. Raymond, Y. Roux, and E. Jahier, Specifying and Executing Reactive Scenarios With Lutin, Electronic Notes in Theoretical Computer Science, vol.203, issue.4, pp.19-34, 2008.
DOI : 10.1016/j.entcs.2008.05.008
URL : https://hal.archives-ouvertes.fr/hal-00389799

M. Raynal and M. Singhal, Logical time: capturing causality in distributed systems, Computer, vol.29, issue.2, pp.49-56, 1996.
DOI : 10.1109/2.485846
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.136.8124

[. Robinson and U. Schmid, The Asynchronous Bounded-Cycle model, Theoretical Computer Science, vol.412, issue.40, pp.5580-5601, 2011.
DOI : 10.1016/j.tcs.2010.08.001
URL : https://www.ncbi.nlm.nih.gov/pmc/articles/PMC3191501/pdf

G. Smeding and G. Goessler, A correlation preserving performance analysis for stream processing systems, Tenth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMCODE2012), pp.11-20, 2012.
DOI : 10.1109/MEMCOD.2012.6292295
URL : https://hal.archives-ouvertes.fr/hal-00745819

N. Scaife, C. Sofronis, P. Caspi, S. Tripakis, and F. Maraninchi, Defining and translating a "safe" subset of simulink/stateflow into lustre, Proceedings of the fourth ACM international conference on Embedded software , EMSOFT '04, pp.259-268, 2004.
DOI : 10.1145/1017753.1017795

S. Tripakis, C. Pinello, A. Benveniste, A. Sangiovanni-vincentelli, P. Caspi et al., Implementing Synchronous Models on Loosely Time Triggered Architectures, IEEE Transactions on Computers, vol.57, issue.10, pp.1300-1314, 2008.
DOI : 10.1109/TC.2008.81
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.129.3777

S. Tripakis, C. Sofronis, P. Caspi, and A. Curic, Translating discrete-time simulink to lustre, ACM Transactions on Embedded Computing Systems, vol.4, issue.4, pp.779-818, 2005.
DOI : 10.1145/1113830.1113834
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.103.7832

P. Veríssimo and A. Casimiro, The timely computing base model and architecture, IEEE Transactions on Computers, vol.51, issue.8, pp.916-930, 2002.
DOI : 10.1109/TC.2002.1024739

P. Vitányi, Distributed elections in an archimedean ring of processors, Proceedings of the sixteenth annual ACM symposium on Theory of computing , STOC '84, pp.542-547, 1984.
DOI : 10.1145/800057.808725

J. Widder and U. Schmid, The Theta-Model: achieving synchrony without clocks, Distributed Computing, pp.29-47, 2009.
DOI : 10.1007/s00446-009-0080-x

S. Yovine, Model checking timed automata, In European Educational Forum, School on Embedded Systems, pp.114-152, 1996.
DOI : 10.1007/3-540-65193-4_20

S. Yovine, KRONOS: a?verification tool for real-time systems, International Journal on Software Tools for Technology Transfer, vol.1, issue.1-2, pp.123-133, 1997.
DOI : 10.1007/s100090050009

M. Witness-for, MT 1 and MT 2 ), p.78