R_Full2 : bool 43 block l i s t 44 E x i t (<Exit_P1 , Exit_P2>, ?<Out_Open>) [ ?S_Out1, p.45 ,
E x i t ) , 52 Scen_Data ( ?<Cmd_Park>, ?<Cmd_P11, Cmd_P12>, ?<Cmd_P21, Cmd_P22>, 53 ?<Exit_P1 , Exit_P2>) 54 medium l i s t 55 ,
Out_Open : bool , 68 Err1, p.69 ,
R_Full2 : bool 79 block l i s t 80 E x i t (<Exit_P1 , Exit_P2>, ?Out_Open) [ ?S_Out1, p.81 ,
Alg??bre de processus et synchronisation, Theoretical Computer Science, vol.30, issue.1, pp.91-131, 1984. ,
DOI : 10.1016/0304-3975(84)90067-7
URL : https://doi.org/10.1016/0304-3975(84)90067-7
Combining model checking and theorem proving, 2004. ,
SyncCharts: A visual representation of reactive behaviors, 1995. ,
Introduction to the ISO specification language LOTOS, Computer Networks and ISDN Systems, vol.14, issue.1, pp.25-59, 1987. ,
DOI : 10.1016/0169-7552(87)90085-7
A unifying view of loosely time-triggered architectures, Proceedings of the tenth ACM international conference on Embedded software, EMSOFT '10, pp.189-198, 2010. ,
DOI : 10.1145/1879021.1879047
URL : https://hal.archives-ouvertes.fr/hal-01583734
Modelchecking real-time properties of an auto flight control system function, 25th IEEE International Symposium on Software Reliability Engineering Workshops, pp.120-123, 2014. ,
Soundness of the quasi-synchronous abstraction, 2016 Formal Methods in Computer-Aided Design (FMCAD), 2015. ,
DOI : 10.1109/FMCAD.2016.7886655
URL : https://hal.archives-ouvertes.fr/hal-01175571
Preservation of LTL properties in desynchronized systems, Tenth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMCODE2012), pp.53-64, 2012. ,
DOI : 10.1109/MEMCOD.2012.6292300
From Synchrony to Asynchrony, CONCUR '99: Concurrency Theory, 10th International Conference, pp.162-177, 1999. ,
DOI : 10.1007/3-540-48320-9_13
URL : https://hal.archives-ouvertes.fr/inria-00073032
Requirements Analysis of a Quad-Redundant Flight Control System, 2015. ,
DOI : 10.1007/978-3-319-17524-9_7
Real Time Programming: Special Purpose or General Purpose Languages, IFIP Congress, pp.11-17, 1989. ,
URL : https://hal.archives-ouvertes.fr/inria-00075494
The Esterel synchronous programming language: design, semantics, implementation, Science of Computer Programming, vol.19, issue.2, pp.87-152, 1992. ,
DOI : 10.1016/0167-6423(92)90005-V
URL : https://hal.archives-ouvertes.fr/inria-00075711
SDL with Applications from Protocol Specification, 1991. ,
Algebra of communicating processes with abstraction, Theoretical Computer Science, vol.37, pp.77-121, 1985. ,
DOI : 10.1016/0304-3975(85)90088-X
Verification of quasi-synchronous systems with Uppaal, 2014 IEEE/AIAA 33rd Digital Avionics Systems Conference (DASC), pp.8-12, 2014. ,
Communicating reactive processes, Proceedings of the 20th ACM SIGPLAN-SIGACT symposium on Principles of programming languages , POPL '93, pp.85-98, 1993. ,
DOI : 10.1145/158511.158526
URL : ftp://ftp.esterel.org/esterel/pub/papers/popl.ps
Multiclock Esterel In Correct Hardware Design and Verification Methods, 11th IFIP WG 10.5 Advanced Research Working Conference, pp.110-125, 2001. ,
About the Design of Distributed Control Systems: The Quasi-Synchronous Approach, 2000. ,
DOI : 10.1007/3-540-45416-0_21
Abstract interpretation, Proceedings of the 4th ACM SIGACT-SIGPLAN symposium on Principles of programming languages , POPL '77, pp.238-252, 1977. ,
DOI : 10.1145/512950.512973
URL : https://hal.archives-ouvertes.fr/hal-00930103
Antoine Miné, David Monniaux, and Xavier Rival. The ASTREÉ Analyzer, Programming Languages and Systems, 14th European Symposium on Programming, pp.21-30, 2005. ,
An Overview of the mCRL2 Toolset and Its Recent Advances, CGK + 13] Sjoerd Cranen Tools and Algorithms for the Construction and Analysis of Systems -19th International Conference, TACAS 2013, pp.199-213, 2013. ,
Orna Grumberg, and Doron Peled. Model Checking, 2000. ,
Globally-Asynchronous Locally-Synchronous Systems, 1984. ,
The Concurrency Workbench of the New Century, Version 1.2 -User's Manual, 2000. ,
The Concurrency Workbench In Automatic Verification Methods for Finite State Systems, International Workshop, pp.24-37, 1989. ,
Property specification patterns for finite-state verification, Proceedings of the Second Workshop on Formal Methods in Software Practice, pp.7-15, 1998. ,
Patterns in Property Specifications for Finite-State Verification, Proceedings of the 1999 International Conference on Software Engineering, ICSE' 99, pp.411-420, 1999. ,
An action based framework for verifying logical and behavioural properties of concurrent systems, Computer Networks and ISDN Systems, vol.25, issue.7, pp.761-778, 1993. ,
DOI : 10.1007/3-540-55179-4_5
Solution of a problem in concurrent programming control, Communications of the ACM, vol.8, issue.9, p.569, 1965. ,
DOI : 10.1145/365559.365617
Information streams sharing a finite buffer, Information Processing Letters, vol.1, issue.5, pp.179-180, 1972. ,
DOI : 10.1016/0020-0190(72)90034-8
On the role of scientific thought (EWD447) Selected Writings on Computing: A Personal Perspective, pp.60-66, 1982. ,
A Verification Approach for GALS Integration of Synchronous Components, Electr. Notes Theor. Comput. Sci, vol.146, issue.2, pp.105-131, 2006. ,
Action versus state based logics for transition systems, Semantics of Systems of Concurrent ProcessesDO-11] DO-333. Formal Methods Supplement to DO-178C and DO-278A, pp.407-419, 1990. ,
Using branching time temporal logic to synthesize synchronization skeletons, Science of Computer Programming, vol.2, issue.3, pp.241-266, 1982. ,
DOI : 10.1016/0167-6423(83)90017-5
URL : https://doi.org/10.1016/0167-6423(83)90017-5
???Sometimes??? and ???not never??? revisited: on branching versus linear time temporal logic, Journal of the ACM, vol.33, issue.1, pp.151-178, 1986. ,
DOI : 10.1145/4904.4999
Formal methods for railway control systems, International Journal on Software Tools for Technology Transfer, vol.16, issue.6, pp.643-646, 2014. ,
DOI : 10.1007/s10009-014-0342-1
The Coq Proof Assistant Reference Manual Version 6.1, 1997. ,
FDR3 ??? A Modern Refinement Checker for CSP, Tools and Algorithms for the Construction and Analysis of Systems -20th International Conference, pp.187-201, 2014. ,
DOI : 10.1007/978-3-642-54862-8_13
The SIGNAL approach to the design of system architectures, 10th IEEE International Conference and Workshop on the Engineering of Computer-Based Systems, 2003. Proceedings., pp.80-88, 2003. ,
DOI : 10.1109/ECBS.2003.1194786
Efficient BMC for Multi-Clock Systems with Clocked Specifications, 2007 Asia and South Pacific Design Automation Conference, pp.310-315, 2007. ,
DOI : 10.1109/ASPDAC.2007.358004
The Signal Synchronous Multiclock Approach to the Design of Distributed Embedded Systems, IEEE Transactions on Parallel and Distributed Systems, vol.21, issue.5, pp.641-657, 2010. ,
DOI : 10.1109/TPDS.2009.125
A Boolean Algebra of Contracts for Assume-guarantee Reasoning, Proceedings of the 6th International Workshop on Formal Aspects of Component Software, pp.111-127, 2009. ,
DOI : 10.1016/j.entcs.2010.05.007
URL : https://hal.archives-ouvertes.fr/hal-00788413
SVL: A Scripting Language for Compositional Verification, Proceedings of the 21st IFIP WG 6.1 International Conference on Formal Techniques for Networked and Distributed Systems (FORTE'01), pp.377-392, 2001. ,
DOI : 10.1007/0-306-47003-9_24
URL : https://hal.archives-ouvertes.fr/inria-00072396
Compiler Construction Using LOTOS NT, Proceedings of the 11th International Conference on Compiler Construction (CC'02), pp.9-13, 2002. ,
DOI : 10.1007/3-540-45937-5_3
Compositional verification of asynchronous concurrent systems using CADP, Acta Informatica, vol.56, issue.1/2, pp.337-392, 2015. ,
DOI : 10.1145/120807.120812
URL : https://hal.archives-ouvertes.fr/hal-01138749
CADP 2011: a toolbox for the construction and analysis of distributed processes, International Journal on Software Tools for Technology Transfer, vol.1, issue.1/2, pp.89-107, 2013. ,
DOI : 10.1007/s100090050009
URL : https://hal.archives-ouvertes.fr/hal-00715056
Fluent model checking for event-based systems, ACM SIGSOFT Software Engineering Notes, vol.28, issue.5, pp.257-266, 2003. ,
DOI : 10.1145/949952.940106
Verification of GALS Systems by Combining Synchronous Languages and Process Calculi, Model Checking Software, Proceedings of the 16th International SPIN Workshop on Model Checking of Software (SPIN'09), pp.241-260, 2009. ,
DOI : 10.1007/978-3-540-27813-9_47
URL : https://hal.archives-ouvertes.fr/inria-00388819
POLYCHRONY for System Design, Journal of Circuits, Systems and Computers, vol.17, issue.03, pp.261-304, 2003. ,
DOI : 10.1016/S0167-6423(00)00020-4
Synchronous Programming of Reactive Systems, 2010. ,
Statecharts: a visual formalism for complex systems, Science of Computer Programming, vol.8, issue.3 ,
DOI : 10.1016/0167-6423(87)90035-9
Synchronous Modelling of Asynchronous Systems, Embedded Software, Second International Conference, EMSOFT 2002, pp.240-251, 2002. ,
DOI : 10.1007/3-540-45828-X_18
The synchronous data flow programming language LUSTRE, Proceedings of the IEEE, vol.79, issue.9, pp.1305-1320, 1991. ,
DOI : 10.1109/5.97300
Synchronous Observers and the Verification of Reactive Systems, Algebraic Methodology and Software Technology (AMAST '93 Proceedings of the Third International Conference on Methodology and Software Technology, pp.21-25 ,
DOI : 10.1007/978-1-4471-3227-1_8
Simulation and Verification of Asynchronous Systems by means of a Synchronous Model, Sixth International Conference on Application of Concurrency to System Design (ACSD'06), pp.3-14, 2006. ,
DOI : 10.1109/ACSD.2006.24
URL : https://hal.archives-ouvertes.fr/hal-00189567
Communicating Sequential Processes, 1985. ,
Design and Validation of Computer Protocols ,
The SPIN Model Checker -primer and reference manual, 2004. ,
Logics and Models of Concurrent Systems , chapter On the Development of Reactive Systems, pp.477-498 ,
Verification of Real-Time Systems using Linear Relation Analysis, Formal Methods in System Design, vol.11, issue.2, pp.157-185, 1997. ,
DOI : 10.1023/A:1008678014487
Validation of Synchronous Reactive Systems: From Formal Verification to Automatic Testing, Advances in Computing Science -ASIAN'99, 5th Asian Computing Science Conference, pp.1-12, 1999. ,
DOI : 10.1007/3-540-46674-6_1
Experiments in theorem proving and model checking for protocol verification, FME '96: Industrial Benefit and Advances in Formal Methods, Third International Symposium of Formal Methods Europe, pp.662-681, 1996. ,
DOI : 10.1007/3-540-60973-3_113
Combining model checking and theorem proving to verify parallel processes, Computer Aided Verification, 5th International Conference, CAV '93, pp.154-165, 1993. ,
DOI : 10.1007/3-540-56922-7_13
Enhancements to lotos (e-lotos) International Standard 15437, International Organization for Standardization ? Information Technology, 2001. ,
A Formally-Verified C Static Analyzer, Proceedings of the 42Nd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL '15, pp.247-259, 2015. ,
URL : https://hal.archives-ouvertes.fr/hal-01078386
GRL: A Specification Language for Globally Asynchronous Locally Synchronous Systems, 16th International Conference on Formal Engineering Methods, ICFEM 2014, pp.219-234, 2014. ,
DOI : 10.1007/978-3-319-11737-9_15
URL : https://hal.archives-ouvertes.fr/hal-01082348
GRL: A Specification Language for Globally Asynchronous Locally Synchronous Systems (Syntax and Formal Semantics), 2014. ,
URL : https://hal.archives-ouvertes.fr/hal-00983711
Formal Modelling and Verification of GALS Systems Using GRL and CADP. Formal Aspects of Computing, pp.767-804, 2016. ,
URL : https://hal.archives-ouvertes.fr/hal-01290449
The semantics of a simple language for parallel programming ,
Compositional state space generation from Lotos programs, Proceedings of the 3rd International Workshop on Tools and Algorithms for the Construction and Analysis of Systems (TACAS'97, 1997. ,
DOI : 10.1007/BFb0035392
URL : ftp://ftp.inrialpes.fr/pub/INRIA/projets/VASY/publications/cadp/Krimm-Mounier-97.ps.Z
Semantical considerations on modal logic, Acta Philosophica Fennica, vol.16, pp.83-94, 1963. ,
Proving the Correctness of Multiprocess Programs. Software Engineering, IEEE Transactions, issue.32, pp.125-143, 1977. ,
Sometime" is SometimesNot Never": On the Temporal Logic of Programs, Proceedings of the 7th ACM SIGPLAN- SIGACT Symposium on Principles of Programming Languages, POPL '80, pp.174-185, 1980. ,
Compositional Verification Using SVL Scripts, Proceedings of the 8th International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS'02), pp.465-469, 2002. ,
DOI : 10.1007/3-540-46002-0_33
Refined Interfaces for Compositional Verification, Elie Najm Proceedings of the 26th IFIP WG 6.1 International Conference on Formal Techniques for Networked and Distributed Systems (FORTE'06), pp.159-174, 2006. ,
DOI : 10.1007/3-540-56689-9_54
URL : https://hal.archives-ouvertes.fr/inria-00106312
A Livelock Freedom Analysis for Infinite State Asynchronous Reactive Systems, Proceedings of the 17th International Conference on Concurrency Theory, CON- CUR'06, pp.79-94, 2006. ,
The Objective Caml system release 3.07: Documentation and user's manual. INRIA, 2003. ,
Programming Real-Time Applications with Signal, Proceedings of the IEEE, pp.1321-1336, 1991. ,
URL : https://hal.archives-ouvertes.fr/inria-00540460
ECL, Proceedings of the 36th ACM/IEEE conference on Design automation conference , DAC '99, pp.511-516, 1999. ,
DOI : 10.1145/309847.309989
An introduction to input/output automate, CWI quarterly, vol.2, issue.3, pp.219-246, 1989. ,
The Argos Language: Graphical Representation of Automata and Description of Reactive Systems, IEEE Workshop on Visual Languages, 1991. ,
The VAL Language: Description and Analysis, ACM Transactions on Programming Languages and Systems, vol.4, issue.1 ,
DOI : 10.1145/357153.357157
Formal semantics, compilation and execution of the GALS programming language DSystemJ. Parallel and Distributed Systems, 2012. ,
URL : https://hal.archives-ouvertes.fr/hal-00777730
A Calculus of Communicating Systems, 1982. ,
DOI : 10.1007/3-540-10235-3
Calculi for synchrony and asynchrony, Theoretical Computer Science, vol.25, issue.3, pp.267-310, 1983. ,
DOI : 10.1016/0304-3975(83)90114-7
Testing or Formal Verification: DO-178C Alternatives and Industrial Experience, IEEE Software, vol.30, issue.3, pp.50-57, 2013. ,
DOI : 10.1109/MS.2013.43
True concurrency: Theory and practice, Mathematics of Program Construction, Second International Conference, pp.14-17, 1992. ,
DOI : 10.1007/3-540-56625-2_4
Formal verification of programs specified with signal: application to a power transformer station controller, Science of Computer Programming, vol.41, issue.1, pp.85-104, 2001. ,
DOI : 10.1016/S0167-6423(00)00020-4
URL : https://hal.archives-ouvertes.fr/inria-00526287
SystemJ: A GALS language for system level design, Computer Languages, Systems & Structures, vol.36, issue.4, pp.317-344, 2010. ,
DOI : 10.1016/j.cl.2010.01.001
URL : https://hal.archives-ouvertes.fr/hal-00753512
A Model Checking Language for Concurrent Value-Passing Systems, Proceedings of the 15th International Symposium on Formal Methods FM'08, pp.148-164, 2008. ,
DOI : 10.1007/978-3-540-68237-0_12
URL : https://hal.archives-ouvertes.fr/inria-00315312
Property-dependent reductions adequate with divergence-sensitive branching bisimilarity, Science of Computer Programming, vol.96, issue.P3, pp.354-376, 2014. ,
DOI : 10.1016/j.scico.2014.04.004
URL : https://hal.archives-ouvertes.fr/hal-01016922
Concurrency and automata on infinite sequences, Theoretical Computer Science, 5th GI-Conference, pp.167-183, 1981. ,
DOI : 10.1007/BFb0017309
The Foundation of a Generic Theorem Prover ,
Concurrency in synchronous systems, FMSD, vol.28, issue.2, pp.111-130, 2006. ,
URL : https://hal.archives-ouvertes.fr/inria-00071472
From Concurrent Multi-clock Programs to Deterministic Asynchronous Implementations, 2009 Ninth International Conference on Application of Concurrency to System Design, pp.42-51, 2009. ,
DOI : 10.1109/ACSD.2009.23
Kommunikation mit Automaten, 1962. ,
A Structural Approach to Operational Semantics, 1981. ,
Compiling and Verifying SC- SystemJ Programs for Safety-critical Reactive Systems, Comput. Lang. Syst. Struct, vol.44, pp.251-282, 2015. ,
The temporal logic of programs, 18th Annual Symposium on Foundations of Computer Science (sfcs 1977), pp.46-57, 1977. ,
DOI : 10.1109/SFCS.1977.32
Fairness and related properties in transition systems ? a temporal logic to deal with fairness, Acta Informatica, vol.19, issue.3, pp.195-220, 1983. ,
DOI : 10.1007/BF00265555
Communicating Reactive State Machines: Design, Model and Implementation, IFAC Workshop on Distributed Computer Control Systems, 1998. ,
DOI : 10.1016/S1474-6670(17)36343-7
Auto/Autograph Proceedings of a DIMACS Workshop, Computer- Aided Verification, pp.477-492, 1990. ,
A Toolset for Modelling and Verification of GALS Systems, Computer Aided Verification, pp.506-509, 2004. ,
DOI : 10.1007/978-3-540-27813-9_47
Verification of Weakly-Hard Requirements on Quasi- Synchronous Systems. Theses, 2013. ,
URL : https://hal.archives-ouvertes.fr/tel-00925626
EBNF: ISO/IEC 14977: 1996 (E) URL http, 1996. ,
Modern languages for modeling and verifying asynchronous systems. Theses, 2011. ,
URL : https://hal.archives-ouvertes.fr/tel-00685209
Domain-specific languages, ACM SIGPLAN Notices, vol.35, issue.6, pp.26-36, 2000. ,
DOI : 10.1145/352029.352035
Branching Time and Abstraction in Bisimulation Semantics (Extended Abstract), IFIP Congress, pp.613-618, 1989. ,
Branching time and abstraction in bisimulation semantics, Journal of the ACM, vol.43, issue.3, pp.555-600, 1996. ,
DOI : 10.1145/233551.233556
An automata-theoretic approach to automatic program verification, 1st Symposium in Logic in Computer Science (LICS), 1986. ,
LUCID, the Dataflow Programming Language, 1985. ,