Improvement of the tolerated raw bit error rate in NAND Flash-based SSDs with the help of embedded statistics, 2017 IEEE International Test Conference (ITC), pp.1-9, 2017. ,
URL : https://hal.archives-ouvertes.fr/lirmm-01582185
Improvement of the tolerated raw bit error rate in NAND Flash-based SSDs with selective refresh, 2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS), (Taormina), pp.1-5, 2018. ,
URL : https://hal.archives-ouvertes.fr/lirmm-02008002
Self-Checking and Fault Tolerance Digital Design, 2001. ,
CMOS VLSI design: a circuits and systems perspective, 2011. ,
, Inside NAND Flash Memories, 2010.
X-500 / X-55 Series SLC vs, 2014. ,
Nand flash 101: An introduction to nand flash and how to design it in to your next product, 2006. ,
Total Ionizing Dose (TID) and Single Event Effects (SEE) Test Report, 2013. ,
Solid State Drives Data Reliability and Lifetime -Imation Corp, 2008. ,
Reliability of NAND Flash Memories: Planar Cells and Emerging Issues in 3d Devices, Computers, vol.6, issue.2, p.16, 2017. ,
Error Correction Codes and Signal Processing in Flash Memory, Flash Memories, pp.57-82 ,
DOI : 10.5772/19083
URL : https://www.intechopen.com/chapter/pdf-download/19378
Program interference in MLC NAND flash memory: Characterization, modeling, and mitigation, IEEE, pp.123-130, 2013. ,
DOI : 10.1109/iccd.2013.6657034
Radiation-induced soft errors in advanced semiconductor technologies, IEEE Transactions on Device and Materials Reliability, vol.5, issue.3, pp.305-316, 2005. ,
DOI : 10.1109/tdmr.2005.853449
Upset hardened memory design for submicron CMOS technology, IEEE Transactions on Nuclear Science, 1996. ,
DOI : 10.1109/23.556880
URL : https://hal.archives-ouvertes.fr/hal-01412461
Error Analysis and Retention-Aware Error Management for NAND Flash Memory, vol.17, p.25, 2013. ,
Bit error rate in NAND Flash memories, IEEE, pp.9-19, 2008. ,
Embedded robustness ips for transient-error-free ics, IEEE Design Test of Computers, vol.19, issue.3, pp.54-68, 2002. ,
URL : https://hal.archives-ouvertes.fr/hal-00013743
Practical Guide to Endurance and Data Retention, 2017. ,
International technology roadmap for semiconductor -process integration devices and structures, Tech. Rep, 2013. ,
Failure mechanism based stress test qualification for integrated circuits, 2007. ,
First high-temperature electronics products survey, Sandia National Laboratories, Tech. Rep, 2005. ,
Challenges for Non Volatile Memory (NVM) for Automotive High Temperature Operating Conditions, 2017. ,
Design of high-temperature SRAM for reliable operation beyond 250 ? C, 2015 IEEE International Symposium on Circuits and Systems (ISCAS), pp.2545-2548, 2015. ,
FireBird: PowerPC e200 based SoC for high temperature operation, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, pp.1-4, 2013. ,
Physics of semiconductor devices, 2007. ,
Temperature effects in semiconductors, Managing Temperature Effects in Nanoscale Adaptive Systems, pp.15-33, 2012. ,
High-temperature electronics-a role for wide bandgap semiconductors?, Proceedings of the IEEE, vol.90, issue.6, pp.1065-1076, 2002. ,
Reversal of temperature dependence of integrated circuits operating at very low voltages, Electron Devices Meeting, pp.71-74, 1995. ,
Standby and Active Leakage Current Control and Minimization in CMOS VLSI Circuits, IEICE Transactions on Electronics, issue.4, pp.509-519, 2005. ,
Electromigration -a brief survey and some recent results, IEEE Transactions on Electron Devices, vol.16, issue.4, pp.338-347, 1969. ,
, The architecture of computer hardware, system software, and networking: an information technology approach, 2009.
, ITRS 2.0 Home Page
Overview of emerging nonvolatile memory technologies, Nanoscale Research Letters, vol.9, 2014. ,
Emerging Non Volatile Memory Technology and Market Report, 2015. ,
, , 1999.
Introduction to flash memory, Proceedings of the IEEE, vol.91, pp.489-502, 2003. ,
Modeling of Threshold Voltage Distribution in NAND Flash Memory: A Monte Carlo Method, IEEE Transactions on Electron Devices, vol.63, issue.9, pp.3527-3532, 2016. ,
Encyclopedia of microcomputers, vol.9, 1992. ,
A Comparative Study on the Soft-Error Rate of Flip-Flops from 90-nm Production Libraries, pp.204-211, 2006. ,
Microelectronic circuits, 5th ed., ser. The Oxford series in electrical and computer engineering, 2004. ,
Design and simulation of 6t SRAM cell architectures in 32nm technology, Journal of Engineering Science and Technology Review, vol.9, issue.5, pp.145-149, 2016. ,
SRAM soft error rate evaluation under atmospheric neutron radiation and PVT variations, On-Line Testing Symposium (IOLTS), pp.145-150, 2013. ,
URL : https://hal.archives-ouvertes.fr/lirmm-00818955
On the correlation between Static Noise Margin and Soft Error Rate evaluated for a 40nm SRAM cell, IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems ,
URL : https://hal.archives-ouvertes.fr/lirmm-01238413
Data retention voltage detection for minimizing the standby power of SRAM arrays, IEEE, pp.1-5, 2012. ,
SRAM leakage suppression by minimizing standby supply voltage, pp.55-60, 2004. ,
Experimental Techniques in Nuclear and Particle Physics, 2010. ,
Soft-Error Rate of Advanced SRAM Memories: Modeling and Monte Carlo Simulation, Numerical Simulation -From Theory to Industry, M. Andriychuk, 2012. ,
URL : https://hal.archives-ouvertes.fr/hal-02120900
Neutron-induced single event upsets (SEU) FAQ, 2011. ,
Quantities and Fundamental Units of External Dosimetry, Applied Physics of External Radiation Exposure, pp.1-42, 2017. ,
Icru report 85, Journal of the International Commission on Radiation Units and Measurements, vol.11, issue.1, 2011. ,
Single Event Effects in Aerospace, 2011. ,
Mechanism for stressâ??induced leakage currents in thin silicon dioxide films, Journal of Applied Physics, vol.78, issue.6, pp.3883-3894, 1995. ,
Mechanism of Stress-Induced Leakage Current in MOS Capacitors, IEEE TRANSACTIONS ON ELECTRON DEVICES, vol.44, issue.2, p.7, 1997. ,
National Aeronautics and Space Administration ,
NAND Flash Screening and Qualification Guideline for Space Application, National Aeronautics and Space Administration, pp.12-13 ,
Performance and Reliability Analysis of Cross-Layer Optimizations of NAND Flash Controllers, ACM Transactions on Embedded Computing Systems, vol.14, issue.1, pp.1-24, 2015. ,
FLARES: An Aging Aware Algorithm to Autonomously Adapt the Error Correction Capability in NAND Flash Memories, ACM Transactions on Architecture and Code Optimization, vol.11, issue.3, pp.1-25, 2014. ,
Threshold Voltage Distribution in MLC NAND Flash Memory: Characterization, Analysis and Modeling, pp.1285-1290, 2013. ,
Data retention in MLC NAND flash memory: Characterization, optimization, and recovery, IEEE, pp.551-563, 2015. ,
Flash correct-and-refresh: Retention-aware error management for increased flash memory lifetime, IEEE, pp.94-101, 2012. ,
Current and Future Challenges in Radiation Effects on CMOS Electronics, IEEE Transactions on Nuclear Science, vol.57, issue.4, pp.1747-1763, 2010. ,
Soft-Error Rate of Advanced SRAM Memories: Modeling and Monte Carlo Simulation, Numerical Simulation -From Theory to Industry, M. Andriychuk, 2012. ,
URL : https://hal.archives-ouvertes.fr/hal-02120900
Aviation Research Division, Atlantic City International Airport, Final report DOT/FAA/TC-15/62, William J. Hughes Technical Center, 2016. ,
Soft error trends and mitigation techniques in memory devices, 2011 Proceedings -Annual Reliability and Maintainability Symposium, pp.1-5, 2011. ,
Overview of radiation hardening techniques for ic design, Information Technology Journal, vol.9, issue.6, pp.1068-1080, 2010. ,
The 90 nm Double-DICE storage element to reduce Single-Event upsets, Circuits and Systems, 2009. MWSCAS'09. 52nd IEEE International Midwest Symposium on, pp.463-466, 2009. ,
Hybrid solid-state disks: Combining heterogeneous nand flash in large ssds, 2008 Asia and South Pacific Design Automation Conference, pp.428-433, 2008. ,
Flash Memory Reliability NEPP 2008 Task Final Report, 2008. ,
JEDEC PUBLICATION: Failure Mechanisms and Models for Semiconductor Devices, 2009. ,
, JEDEC STANDARD: Solid-State Drive (SSD) Requirements and Endurance Test Method, 2016.
reFresh SSDs: Enabling high endurance, low cost flash in datacenters, Univ. of Virginia, 2012. ,
Uprating Semiconductors for High-Temperature Applications, 2004. ,
Calculating Reliability using FIT & MTTF: Arrhenius HTOL Model, 2012. ,
Analysis of Failure Mechanisms and Extraction of Activation Energies Ea in 21-nm nand Flash Cells, IEEE Electron Device Letters, vol.34, issue.1, pp.48-50, 2013. ,
Activation Energies Ea of Failure Mechanisms in Advanced NAND Flash Cells for Different Generations and Cycling, IEEE Transactions on Electron Devices, vol.60, issue.3, pp.1099-1107, 2013. ,
Beyond Capacity: Storage Architecture Choices for the Modern Datacenter, 2014. ,
, The Difference Between Enterprise & Client SSD
A Large-Scale Study of Flash Memory Failures in the Field, Proceedings of the 2015 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems -SIGMETRICS '15, pp.177-190, 2015. ,
Errors in flash-memory-based solid-state drives: Analysis, mitigation, and recovery, CoRR, 2017. ,
DOI : 10.1007/978-981-13-0599-3_9
Chi-Squared Distribution and Reliability Demonstration Test Design, vol.116, 2010. ,
Calculating Chi-squared for Reliability Equations, 2012. ,
Analysis of the Effect of Temperature Variations on Sub-threshold Leakage Current in P3 and P4 SRAM Cells at Deep Sub-micron CMOS Technology, International Journal of Computer Applications, vol.35, issue.5, pp.8-13, 2011. ,
SRAM leakage suppression by minimizing standby supply voltage, SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720), pp.55-60, 2004. ,
Data retention voltage detection for minimizing the standby power of SRAM arrays, 2012 IEEE 27th Convention of Electrical and Electronics Engineers in Israel, pp.1-5, 2012. ,
Temperature Impact on the Neutron SER of a Commercial 90nm SRAM, NSREC: Nuclear and Space Radiation Effects Conference, pp.1-4, 2013. ,
URL : https://hal.archives-ouvertes.fr/lirmm-00805291
Sram soft error rate evaluation under atmospheric neutron radiation and pvt variations, 2013 IEEE 19th International On-Line Testing Symposium (IOLTS), pp.145-150, 2013. ,
DOI : 10.1109/iolts.2013.6604066
URL : https://hal.archives-ouvertes.fr/lirmm-00818955
Temperature dependence of neutron-induced soft errors in SRAMs, Microelectronics Reliability, vol.52, issue.1, pp.289-293, 2012. ,
Temperature Effect on Heavy-Ion Induced Parasitic Current on SRAM by Device Simulation: Effect on SEU Sensitivity, IEEE Transactions on Nuclear Science, vol.54, issue.4, pp.1025-1029, 2007. ,
URL : https://hal.archives-ouvertes.fr/hal-00327115
Critical Charge Characterization for Soft Error Rate Modeling in 90nm SRAM, 2007 IEEE International Symposium on Circuits and Systems, pp.1879-1882, 2007. ,
DOI : 10.1109/iscas.2007.378282
URL : http://www.isi.edu/~draper/papers/iscas07_naseer.pdf
Impact of temperature on single event upset measurement by heavy ions in SRAM devices, Journal of Semiconductors, vol.35, issue.8, 2014. ,
Accurate, predictive modeling of soft error rate due to cosmic rays and chip alpha radiation, Proceedings of 1994 IEEE International Reliability Physics Symposium, pp.12-16, 1994. ,
An Efficient BICS Design for SEUs Detection and Correction in Semiconductor Memories, Design, Automation and Test in Europe, pp.592-597, 2005. ,
URL : https://hal.archives-ouvertes.fr/hal-00013724
Determining Realistic Parameters for the Double Exponential Law that Models Transient Current Pulses, IEEE Transactions on Nuclear Science, vol.61, issue.4, pp.1813-1818, 2014. ,
DOI : 10.1109/tns.2014.2299762
URL : https://hal.archives-ouvertes.fr/lirmm-01234429
Comparison of the transient current shapes obtained with the diffusion model and the double exponential law -Impact on the SER, 2013 14th European Conference on Radiation and Its Effects on Components and Systems (RADECS), pp.1-4, 2013. ,
URL : https://hal.archives-ouvertes.fr/lirmm-01237599
FPGA SRAM Soft Error Radiation Hardening, Field -Programmable Gate Array, G. Dekoulis, 2017. ,
DOI : 10.5772/66195
URL : https://www.intechopen.com/citation-pdf-url/53004
DICE-Based Flip-Flop With SET Pulse Discriminator on a 90 nm Bulk CMOS Process, IEEE Transactions on Nuclear Science, 2010. ,
Static-noise margin analysis of MOS SRAM cells, IEEE Journal of solid-state circuits, vol.22, issue.5, pp.748-754, 1987. ,
, Predictive Technology Model (PTM)
Predictive Technology Model of Conventional CMOS Devices, Predictive Technology Model for Robust Nanoelectronic Design, pp.7-23, 2011. ,