Multiprocessor Scheduling for Real-Time Systems, 2015. ,
Defining and Translating a "Safe" Subset of Simulink/Stateflow into Lustre, Proceedings EMSOFT, 2004. ,
A model based safety critical flow for the AURIX TM multi-core platform, Proceedings ERTS2, 2018. ,
, , 2018.
, SysML, 2018.
MARTE: A Profile for RT/E Systems Modeling, Analysis, Proceedings Simutools, 2008. ,
URL : https://hal.archives-ouvertes.fr/inria-00371397
, Avionics Application Software Standard Interface, vol.653, 2010.
, , 2018.
The Problem with Threads, IEEE Computer, vol.39, issue.5, pp.33-42, 2006. ,
Static Analysis of Run-Time Errors in Embedded Real-Time Parallel C Programs, Logical Methods in Computer Science, vol.8, issue.1, 2012. ,
A Promising Semantics for Relaxed-Memory Concurrency, 2017. ,
A Case Study of Toyota Unintended Acceleration and Software Safety, 2014. ,
LUSTRE: A declarative language for programming synchronous systems, 1987. ,
Real-time systems scheduling, 2014. ,
URL : https://hal.archives-ouvertes.fr/hal-02021471
A model-based synthesis flow for automotive CPS, Proccedings ICCPS, 2015. ,
The ForeC Synchronous Deterministic Parallel Programming Language for Multicores, Proceedings MCSoC, 2016. ,
URL : https://hal.archives-ouvertes.fr/hal-01412102
PREM A Predictable Execution Model for COTS-Based Embedded Systems, Proceedings RTAS, 2011. ,
Parallel Code Generation of Synchronous Programs for a Many-core Architecture, Proceedings DATE, 2018. ,
URL : https://hal.archives-ouvertes.fr/hal-01667594
Response Time Analysis of Synchronous Data Flow Programs on a Many-Core Processor, Proceedings RTNS, 2016. ,
URL : https://hal.archives-ouvertes.fr/hal-01406145
Integrated Worst-Case Execution Time Estimation of Multicore Applications, Proceedings of the WCET workshop, 2013. ,
URL : https://hal.archives-ouvertes.fr/hal-00909330
Automatic WCET Analysis of Real-Time Parallel Applications, Proceedings of the WCET workshop, 2013. ,
URL : https://hal.archives-ouvertes.fr/hal-01239727
The OASIS Kernel: A Framework for High Dependability Real-Time Systems, Proceedings HASE, 2011. ,
, SynDEx mapping tool. www.syndex.org. Accessed 06, 2017.
Rigorous Component-Based System Design Using the BIP Framework, IEEE Software, vol.28, issue.3, 2011. ,
URL : https://hal.archives-ouvertes.fr/hal-00722395
, The SchedMCore software framework
Multi-task Implementation of Multi-periodic Synchronous Programs, Discrete Event Dynamic Systems, vol.21, pp.307-338, 2011. ,
URL : https://hal.archives-ouvertes.fr/inria-00638936
From Dataflow Specification to Multiprocessor Partitioned Timetriggered Real-time Implementation, Leibniz Transactions on Embedded Systems, vol.2, issue.2, 2015. ,
URL : https://hal.archives-ouvertes.fr/hal-00742908
Hard Real Time and Mixed Time Criticality on Off-The-Shelf Embedded Multi-Cores, Proceedings ERTS2, 2016. ,
URL : https://hal.archives-ouvertes.fr/hal-01425887
Extended Cyclostatic Dataflow Program Compilation and Execution for an Integrated Manycore Processor, Proceedings ICCS, 2013. ,
URL : https://hal.archives-ouvertes.fr/hal-00832504
K-Periodic schedules for evaluating the maximum throughput of a Synchronous Dataflow graph, SAMOS XII, 2012. ,
URL : https://hal.archives-ouvertes.fr/hal-00880624
From Simulink to SCADE/Lustre to TTA: A Layered Approach for Distributed Embedded Applications, Proceedings LCTES, 2003. ,
Xoncrete: a scheduling tool for partitioned real-time systems, Proceedings ERTS, 2010. ,
Multi-core Cyclic Executives for Safety-Critical Systems, Proceedings SETTA. LNCS 10606, 2017. ,
Static Mapping of Real-Time Applications onto Massively Parallel Processor Arrays, Proceedings ACSD, 2014. ,
URL : https://hal.archives-ouvertes.fr/hal-01095130
Automated generation of time-predictable executables on multi-core, Proceedings RTNS, 2018. ,
URL : https://hal.archives-ouvertes.fr/hal-01888728
Near-optimal Deployment of Dataflow Applications on Many-core Platforms with Real-time Guarantees, Proceedings DATE, 2017. ,
Tightening Contention Delays While Scheduling Parallel Applications on Multi-core Architectures, ACM Transactions on Embedded Computing Systems (TECS) 16.5s, pp.1-20, 2017. ,
URL : https://hal.archives-ouvertes.fr/hal-01655383
Predicate-aware, Makespan-preserving Software Pipelining of Scheduling Tables, ACM Trans. Archit. Code Optim, vol.11, issue.1, 2014. ,
URL : https://hal.archives-ouvertes.fr/hal-01095123
Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing, Proceedings of the 14th annual workshop on Microprogramming, 1981. ,
, Software Pipelining". In: ACM Computing Surveys, vol.27, issue.3, 1995.
Combined Task-and Network-level Scheduling for Distributed Time-triggered Networked Systems, Real-Time Systems, vol.52, 2016. ,
Mapping hard real-time applications on many-core processors, Real-Time Networks and Systems (RTNS2016), 2016. ,
URL : https://hal.archives-ouvertes.fr/hal-01692702
On the Scalability of Constraint Solving for Static/Off-Line Real-Time Scheduling, Proceedings FORMATS), 2015. ,
URL : https://hal.archives-ouvertes.fr/hal-01250010
, The C11 and C++11 Concurrency Model, 2014.
Implementing Synchronous Models on Loosely Time-Triggered Architectures, IEEE Transactions on Computers, vol.57, 2008. ,
A Formally Verified Compiler for Lustre, Proceedings PLDI, 2017. ,
URL : https://hal.archives-ouvertes.fr/hal-01512286
Modular translation validation of a full-sized synchronous compiler using off-the-shelf verification tools, Proceedings SCOPES, 2015. ,
A synchronous language at work: the story of Lustre, Proceedings MEMOCODE, 2005. ,
URL : https://hal.archives-ouvertes.fr/hal-00190883
, The Heptagon/BZR distribution, 2018.
A modular memory optimization for synchronous data-flow languages: application to arrays in a Lustre compiler, Proceedings LCTES, 2012. ,
Efficiently computing static single assignment form and the control dependence graph, ACM Transactions on Programming Languages and Systems, vol.13, pp.451-490, 1991. ,
Clock-directed Modular Code Generation for Synchronous Dataflow Languages, Proceedings LCTES, 2008. ,
Advanced Compiler Design and Implementation, 1997. ,
The worst-case execution-time problem -overview of methods and survey of tools, ACM Trans. Embedded Comput. Syst, vol.7, issue.3, p.53, 2008. ,
Reconciling performance and predictability on a many-core through off-line mapping, Proceedings ReCoSoC, 2014. ,
URL : https://hal.archives-ouvertes.fr/hal-01095116
Predicate-aware, Makespan-preserving Software Pipelining of Scheduling Tables, ACM TACO, vol.11, 2014. ,
URL : https://hal.archives-ouvertes.fr/hal-01095123
Esterel : Towards a synchronous and semanticaly sound high-level language for real-time applications, Proceedings RTSS, 1983. ,
Outline of a Real Time Data Flow Language, Proceedings of the 6th IEEE Real-Time Systems Symposium (RTSS '85), pp.33-42, 1985. ,
On the development of reactive systems, Logics and models of concurrent systems, pp.477-498, 1985. ,
Embedded systems handbook, Taylor&Francis, 2005. Chap. The synchronous hypothesis and synchronous languages ,
SCCharts: sequentially constructive statecharts for safety-critical applications: HW/SW-synthesis for a conservative extension of synchronous statecharts, ACM SIGPLAN Notices, vol.49, issue.6, pp.372-383, 2014. ,
The Esterel synchronous programming language: design, semantics, implementation, Science of Computer Programming, vol.19, issue.92, p.90005, 1992. ,
URL : https://hal.archives-ouvertes.fr/inria-00075711
,
Programming real-time applications with SIGNAL, Proceedings of the IEEE, vol.79, 1991. ,
Synchronous data flow, Proceedings of the IEEE, vol.75, pp.1235-1245, 1987. ,
Cycle-static dataflow, IEEE Transactions on signal processing, vol.44, pp.397-408, 1996. ,
Scheduling dynamic dataflow graphs with bounded memory using the token flow model, 1993 IEEE international conference on acoustics, speech, and signal processing, vol.1, pp.429-432, 1993. ,
Dynamic-and static-priority scheduling of recurring real-time tasks, Real-Time Systems, vol.24, pp.93-128, 2003. ,
Scheduling algorithms for multiprogramming in a hard-real-time environment, Journal of the ACM (JACM), vol.20, pp.46-61, 1973. ,
Giotto: A time-triggered language for embedded programming, International Workshop on Embedded Software, pp.166-184, 2001. ,
The logical execution time paradigm, Advances in Real-Time Systems, pp.103-120, 2012. ,
An operational semantics for Simulink's simulation engine, ACM SIGPLAN Notices, vol.47, issue.5, pp.129-138, 2012. ,
Synchronous functional programming: The lucid synchrone experiment, Real-Time Systems: Description and Verification Techniques: Theory and Tools, 2008. ,
Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded Systems, IEEE TCAD 28, vol.7, 2009. ,
A time-predictable stack cache, Proceedings ISORC, 2013. ,
URL : https://hal.archives-ouvertes.fr/hal-01108105
, , 2019.
Many-Core Timing Analysis of Real-Time Systems, 2017. ,
URL : https://hal.archives-ouvertes.fr/tel-01875711
Timing predictability of cache replacement policies, Real-Time Systems, vol.37, pp.99-122, 2007. ,
A Bridging Model for Parallel Computation, Commun. ACM, vol.33, 1990. ,
, ARINC664. Aircraft Data Network
Scade 6: from a Kahn Semantics to a Kahn Implementation for Multicore, pp.5-16, 2018. ,
Deterministic Distributed Safety-Critical Real-Time Systems within the Oasis Approach, IASTED PDCS, pp.260-268, 2005. ,
Integrated modular avionics development guidance and certification considerations, Mission Systems Engineering, pp.1120-1132, 2006. ,
, Certification Authorities Software Team. Position Paper CAST-32A on Multicore Processors, 2016.
OTAWA: an open toolbox for adaptive WCET analysis, IFIP International Workshop on Software Technolgies for Embedded and Ubiquitous Systems, pp.35-46, 2010. ,
URL : https://hal.archives-ouvertes.fr/hal-01055378
ait: Worst-case execution time prediction by static program analysis, Building the Information Society, pp.377-383, 2004. ,
, , 2018.
, Kalray k1b VLIW Core Architecture Reference Manual (KETD-62 W41), 2015.
Efficient DAG Construction and Heuristic Calculation for Instruction Scheduling, Proceedings of the 24th Annual International Symposium on Microarchitecture. MICRO 24, 1991. ,
Instruction scheduling for Superscalar and VLIW platforms, LLVM Developers' Meeting presentation, 2012. ,
Compilation efficace de spécifications de contrôle embarqué avec prise en compte de propriétés fonctionnelles et non-fonctionnelles complexes, 2014. ,
Clock-driven distributed real-time implementation of endochronous synchronous programs, Proceedings EMSOFT, 2009. ,
URL : https://hal.archives-ouvertes.fr/inria-00485007
Scheduling for Embedded Real-Time Systems, IEEE Des. Test, vol.15, issue.1, pp.71-82, 1998. ,
A comparative study of multiprocessor list scheduling heuristics, Proceedings of the Twenty-Seventh Hawaii International Conference on System Sciences, vol.1, pp.68-77, 1994. ,
Timestamps in Message-Passing Systems That Preserve the Partial Ordering, Australian Computer Science Communications, vol.10, p.1, 1988. ,
Critical Path Profiling of Message Passing and Shared-Memory Programs, IEEE Transactions on Parallel and Distributed Systems, vol.9, pp.1029-1040, 1998. ,
, Detecting Memory Bandwidth Saturation in Threaded Applications
Constructive polychronous systems, In: Sci. Comput. Program, vol.96, pp.377-394, 2014. ,
URL : https://hal.archives-ouvertes.fr/hal-00763371
Synchronous Kahn Networks, Proceedings ICFP, 1996. ,
Scaling up the formal verification of Lustre programs with SMT-based techniques, pp.1-9, 2008. ,
XEVE, an ESTEREL verification environment, International Conference on Computer Aided Verification, pp.500-504, 1998. ,
URL : https://hal.archives-ouvertes.fr/inria-00069957
The Semantics of Simple Language for Parallel Programming, 1974. ,
Correct-by-construction asynchronous implementation of modular synchronous specifications, Fundamenta Informaticae CXXVII, pp.1-27, 2006. ,
Formal verification of a realistic compiler, Communications of the ACM, vol.52, pp.107-115, 2009. ,
URL : https://hal.archives-ouvertes.fr/inria-00415861
FlexPRET: A processor platform for mixed-criticality systems, 2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS), pp.101-110, 2014. ,
CoMPSoC: A template for composable and predictable multiprocessor system on chips, ACM Transactions on Design Automation of Electronic Systems (TODAES), vol.14, p.2, 2009. ,
, TC27x User's Manual. Infineon Technologies AG, 2014.