S. Baruah, M. Bertogna, and G. Buttazzo, Multiprocessor Scheduling for Real-Time Systems, 2015.

N. Scaife, Defining and Translating a "Safe" Subset of Simulink/Stateflow into Lustre, Proceedings EMSOFT, 2004.

B. Pagano, A model based safety critical flow for the AURIX TM multi-core platform, Proceedings ERTS2, 2018.

. Labview and . Ni, , 2018.

, SysML, 2018.

F. Mallet and R. De-simone, MARTE: A Profile for RT/E Systems Modeling, Analysis, Proceedings Simutools, 2008.
URL : https://hal.archives-ouvertes.fr/inria-00371397

, Avionics Application Software Standard Interface, vol.653, 2010.

A. , , 2018.

E. A. Lee, The Problem with Threads, IEEE Computer, vol.39, issue.5, pp.33-42, 2006.

A. Miné, Static Analysis of Run-Time Errors in Embedded Real-Time Parallel C Programs, Logical Methods in Computer Science, vol.8, issue.1, 2012.

J. Kang, A Promising Semantics for Relaxed-Memory Concurrency, 2017.

P. Koopman, A Case Study of Toyota Unintended Acceleration and Software Safety, 2014.

P. Caspi, LUSTRE: A declarative language for programming synchronous systems, 1987.

M. Chetto, Real-time systems scheduling, 2014.
URL : https://hal.archives-ouvertes.fr/hal-02021471

P. Deng, A model-based synthesis flow for automotive CPS, Proccedings ICCPS, 2015.

E. Yip, The ForeC Synchronous Deterministic Parallel Programming Language for Multicores, Proceedings MCSoC, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01412102

R. Pellizzoni, PREM A Predictable Execution Model for COTS-Based Embedded Systems, Proceedings RTAS, 2011.

A. Graillat, Parallel Code Generation of Synchronous Programs for a Many-core Architecture, Proceedings DATE, 2018.
URL : https://hal.archives-ouvertes.fr/hal-01667594

H. Rihani, Response Time Analysis of Synchronous Data Flow Programs on a Many-Core Processor, Proceedings RTNS, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01406145

D. Potop-butucaru and I. Puaut, Integrated Worst-Case Execution Time Estimation of Multicore Applications, Proceedings of the WCET workshop, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00909330

H. Ozaktas, C. Rochange, and P. Sainrat, Automatic WCET Analysis of Real-Time Parallel Applications, Proceedings of the WCET workshop, 2013.
URL : https://hal.archives-ouvertes.fr/hal-01239727

S. Louise, The OASIS Kernel: A Framework for High Dependability Real-Time Systems, Proceedings HASE, 2011.

, SynDEx mapping tool. www.syndex.org. Accessed 06, 2017.

A. Basu, Rigorous Component-Based System Design Using the BIP Framework, IEEE Software, vol.28, issue.3, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00722395

, The SchedMCore software framework

C. Pagetti, Multi-task Implementation of Multi-periodic Synchronous Programs, Discrete Event Dynamic Systems, vol.21, pp.307-338, 2011.
URL : https://hal.archives-ouvertes.fr/inria-00638936

T. Carle, From Dataflow Specification to Multiprocessor Partitioned Timetriggered Real-time Implementation, Leibniz Transactions on Embedded Systems, vol.2, issue.2, 2015.
URL : https://hal.archives-ouvertes.fr/hal-00742908

A. Cohen, Hard Real Time and Mixed Time Criticality on Off-The-Shelf Embedded Multi-Cores, Proceedings ERTS2, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01425887

P. Aubry, Extended Cyclostatic Dataflow Program Compilation and Execution for an Integrated Manycore Processor, Proceedings ICCS, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00832504

B. Bodin, A. Munier-kordon, and B. Dupont-de-dinechin, K-Periodic schedules for evaluating the maximum throughput of a Synchronous Dataflow graph, SAMOS XII, 2012.
URL : https://hal.archives-ouvertes.fr/hal-00880624

P. Caspi, From Simulink to SCADE/Lustre to TTA: A Layered Approach for Distributed Embedded Applications, Proceedings LCTES, 2003.

V. , Xoncrete: a scheduling tool for partitioned real-time systems, Proceedings ERTS, 2010.

C. Deutschbein, Multi-core Cyclic Executives for Safety-Critical Systems, Proceedings SETTA. LNCS 10606, 2017.

T. Carle, Static Mapping of Real-Time Applications onto Massively Parallel Processor Arrays, Proceedings ACSD, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01095130

C. Pagetti, Automated generation of time-predictable executables on multi-core, Proceedings RTNS, 2018.
URL : https://hal.archives-ouvertes.fr/hal-01888728

S. Skalistis and A. Simalatsar, Near-optimal Deployment of Dataflow Applications on Many-core Platforms with Real-time Guarantees, Proceedings DATE, 2017.

B. Rouxel, S. Derrien, and I. Puaut, Tightening Contention Delays While Scheduling Parallel Applications on Multi-core Architectures, ACM Transactions on Embedded Computing Systems (TECS) 16.5s, pp.1-20, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01655383

T. Carle and D. Potop-butucaru, Predicate-aware, Makespan-preserving Software Pipelining of Scheduling Tables, ACM Trans. Archit. Code Optim, vol.11, issue.1, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01095123

B. R. Rau and C. D. Glaeser, Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing, Proceedings of the 14th annual workshop on Microprogramming, 1981.

V. H. Allan, Software Pipelining". In: ACM Computing Surveys, vol.27, issue.3, 1995.

S. Craciunas and R. Oliver, Combined Task-and Network-level Scheduling for Distributed Time-triggered Networked Systems, Real-Time Systems, vol.52, 2016.

Q. Perret, Mapping hard real-time applications on many-core processors, Real-Time Networks and Systems (RTNS2016), 2016.
URL : https://hal.archives-ouvertes.fr/hal-01692702

R. Gorcitz, On the Scalability of Constraint Solving for Static/Off-Line Real-Time Scheduling, Proceedings FORMATS), 2015.
URL : https://hal.archives-ouvertes.fr/hal-01250010

M. J. Batty, The C11 and C++11 Concurrency Model, 2014.

S. Tripakis, Implementing Synchronous Models on Loosely Time-Triggered Architectures, IEEE Transactions on Computers, vol.57, 2008.

T. Bourke, A Formally Verified Compiler for Lustre, Proceedings PLDI, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01512286

. Van-chan and . Ngo, Modular translation validation of a full-sized synchronous compiler using off-the-shelf verification tools, Proceedings SCOPES, 2015.

N. Halbwachs, A synchronous language at work: the story of Lustre, Proceedings MEMOCODE, 2005.
URL : https://hal.archives-ouvertes.fr/hal-00190883

, The Heptagon/BZR distribution, 2018.

L. Gérard, A modular memory optimization for synchronous data-flow languages: application to arrays in a Lustre compiler, Proceedings LCTES, 2012.

R. Cytron, Efficiently computing static single assignment form and the control dependence graph, ACM Transactions on Programming Languages and Systems, vol.13, pp.451-490, 1991.

D. Biernacki, Clock-directed Modular Code Generation for Synchronous Dataflow Languages, Proceedings LCTES, 2008.

S. Muchnick, Advanced Compiler Design and Implementation, 1997.

R. Wilhelm, The worst-case execution-time problem -overview of methods and survey of tools, ACM Trans. Embedded Comput. Syst, vol.7, issue.3, p.53, 2008.

T. Carle, Reconciling performance and predictability on a many-core through off-line mapping, Proceedings ReCoSoC, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01095116

T. Carle and D. Potop-butucaru, Predicate-aware, Makespan-preserving Software Pipelining of Scheduling Tables, ACM TACO, vol.11, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01095123

G. Berry, S. Moisan, and J. Rigault, Esterel : Towards a synchronous and semanticaly sound high-level language for real-time applications, Proceedings RTSS, 1983.

J. Bergerand, Outline of a Real Time Data Flow Language, Proceedings of the 6th IEEE Real-Time Systems Symposium (RTSS '85), pp.33-42, 1985.

D. Harel and A. Pnueli, On the development of reactive systems, Logics and models of concurrent systems, pp.477-498, 1985.

D. Potop-butucaru, R. Simone, and J. Talpin, Embedded systems handbook, Taylor&Francis, 2005. Chap. The synchronous hypothesis and synchronous languages

R. Von-hanxleden, SCCharts: sequentially constructive statecharts for safety-critical applications: HW/SW-synthesis for a conservative extension of synchronous statecharts, ACM SIGPLAN Notices, vol.49, issue.6, pp.372-383, 2014.

G. Berry and G. Gonthier, The Esterel synchronous programming language: design, semantics, implementation, Science of Computer Programming, vol.19, issue.92, p.90005, 1992.
URL : https://hal.archives-ouvertes.fr/inria-00075711

. Scade-suite,

P. Leguernic, Programming real-time applications with SIGNAL, Proceedings of the IEEE, vol.79, 1991.

A. Edward, . Lee, G. David, and . Messerschmitt, Synchronous data flow, Proceedings of the IEEE, vol.75, pp.1235-1245, 1987.

G. Bilsen, Cycle-static dataflow, IEEE Transactions on signal processing, vol.44, pp.397-408, 1996.

J. T. Buck and E. Lee, Scheduling dynamic dataflow graphs with bounded memory using the token flow model, 1993 IEEE international conference on acoustics, speech, and signal processing, vol.1, pp.429-432, 1993.

K. Sanjoy and . Baruah, Dynamic-and static-priority scheduling of recurring real-time tasks, Real-Time Systems, vol.24, pp.93-128, 2003.

L. Chung, J. W. Liu, and . Layland, Scheduling algorithms for multiprogramming in a hard-real-time environment, Journal of the ACM (JACM), vol.20, pp.46-61, 1973.

A. Thomas, B. Henzinger, C. M. Horowitz, and . Kirsch, Giotto: A time-triggered language for embedded programming, International Workshop on Embedded Software, pp.166-184, 2001.

M. Christoph, A. Kirsch, and . Sokolova, The logical execution time paradigm, Advances in Real-Time Systems, pp.103-120, 2012.

O. Bouissou and A. Chapoutot, An operational semantics for Simulink's simulation engine, ACM SIGPLAN Notices, vol.47, issue.5, pp.129-138, 2012.

P. Caspi, G. Hamon, and M. Pouzet, Synchronous functional programming: The lucid synchrone experiment, Real-Time Systems: Description and Verification Techniques: Theory and Tools, 2008.

R. Wilhelm, Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded Systems, IEEE TCAD 28, vol.7, 2009.

S. Abbaspour, F. Brandner, and M. Schoeberl, A time-predictable stack cache, Proceedings ISORC, 2013.
URL : https://hal.archives-ouvertes.fr/hal-01108105

. Kalray, , 2019.

H. Rihani, Many-Core Timing Analysis of Real-Time Systems, 2017.
URL : https://hal.archives-ouvertes.fr/tel-01875711

J. Reineke, Timing predictability of cache replacement policies, Real-Time Systems, vol.37, pp.99-122, 2007.

L. Valiant, A Bridging Model for Parallel Computation, Commun. ACM, vol.33, 1990.

, ARINC664. Aircraft Data Network

J. Colaço, Scade 6: from a Kahn Semantics to a Kahn Implementation for Multicore, pp.5-16, 2018.

D. Chabrol, Deterministic Distributed Safety-Critical Real-Time Systems within the Oasis Approach, IASTED PDCS, pp.260-268, 2005.

L. C. René and . Eveleens, Integrated modular avionics development guidance and certification considerations, Mission Systems Engineering, pp.1120-1132, 2006.

, Certification Authorities Software Team. Position Paper CAST-32A on Multicore Processors, 2016.

C. Ballabriga, OTAWA: an open toolbox for adaptive WCET analysis, IFIP International Workshop on Software Technolgies for Embedded and Ubiquitous Systems, pp.35-46, 2010.
URL : https://hal.archives-ouvertes.fr/hal-01055378

C. Ferdinand and R. Heckmann, ait: Worst-case execution time prediction by static program analysis, Building the Information Society, pp.377-383, 2004.

. Absint, , 2018.

, Kalray k1b VLIW Core Architecture Reference Manual (KETD-62 W41), 2015.

M. Smotherman, Efficient DAG Construction and Heuristic Calculation for Instruction Scheduling, Proceedings of the 24th Annual International Symposium on Microarchitecture. MICRO 24, 1991.

S. Larin and A. Trick, Instruction scheduling for Superscalar and VLIW platforms, LLVM Developers' Meeting presentation, 2012.

T. Carle, Compilation efficace de spécifications de contrôle embarqué avec prise en compte de propriétés fonctionnelles et non-fonctionnelles complexes, 2014.

D. Potop-butucaru, Clock-driven distributed real-time implementation of endochronous synchronous programs, Proceedings EMSOFT, 2009.
URL : https://hal.archives-ouvertes.fr/inria-00485007

F. Balarin, Scheduling for Embedded Real-Time Systems, IEEE Des. Test, vol.15, issue.1, pp.71-82, 1998.

G. Liao, A comparative study of multiprocessor list scheduling heuristics, Proceedings of the Twenty-Seventh Hawaii International Conference on System Sciences, vol.1, pp.68-77, 1994.

C. Fidge, Timestamps in Message-Passing Systems That Preserve the Partial Ordering, Australian Computer Science Communications, vol.10, p.1, 1988.

J. K. Hollingsworth, Critical Path Profiling of Message Passing and Shared-Memory Programs, IEEE Transactions on Parallel and Distributed Systems, vol.9, pp.1029-1040, 1998.

, Detecting Memory Bandwidth Saturation in Threaded Applications

J. P. Talpin, Constructive polychronous systems, In: Sci. Comput. Program, vol.96, pp.377-394, 2014.
URL : https://hal.archives-ouvertes.fr/hal-00763371

P. Caspi and M. Pouzet, Synchronous Kahn Networks, Proceedings ICFP, 1996.

G. Hagen and C. Tinelli, Scaling up the formal verification of Lustre programs with SMT-based techniques, pp.1-9, 2008.

A. Bouali, XEVE, an ESTEREL verification environment, International Conference on Computer Aided Verification, pp.500-504, 1998.
URL : https://hal.archives-ouvertes.fr/inria-00069957

G. Kahn, The Semantics of Simple Language for Parallel Programming, 1974.

D. Potop-butucaru and B. Caillaud, Correct-by-construction asynchronous implementation of modular synchronous specifications, Fundamenta Informaticae CXXVII, pp.1-27, 2006.

X. Leroy, Formal verification of a realistic compiler, Communications of the ACM, vol.52, pp.107-115, 2009.
URL : https://hal.archives-ouvertes.fr/inria-00415861

M. Zimmer, FlexPRET: A processor platform for mixed-criticality systems, 2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS), pp.101-110, 2014.

A. Hansson, CoMPSoC: A template for composable and predictable multiprocessor system on chips, ACM Transactions on Design Automation of Electronic Systems (TODAES), vol.14, p.2, 2009.

, TC27x User's Manual. Infineon Technologies AG, 2014.