An FPGA architecture for solving the Table Maker's Dilemma
Abstract
Solving the Table Maker's Dilemma, for a given function and a given target floating-point format, requires testing the value of the function, with high precision, at a very large number of consecutive values. We give an algorithm that allows for performing such computations on a very regular architecture, and present an FPGA implementation of that algorithm.
Origin : Files produced by the author(s)
Loading...