HAL - INRIA :: [inria-00388943, version 1] A survey on core switch designs and algorithms

inria-00388943, version 1

A survey on core switch designs and algorithms

Dinil Mon Divakaran () ¹, Sébastien Soudan () ^1, 2, Pascale Primet () ^1, 2, Eitan Altman () ³

N° RR-6942 (2009)

Abstract: Tremendous amounts of effort have gone into research on switch designs and architectures. This survey attempts to sketch the evolution of the modern switch architectures. The survey covers the literature over the period 1987-2008 on switch architectures. Starting with the simple crossbar switch, we explore various architectures such as Output queueing, Input queueing, Combined Input/Output queueing, buffered crosspoint etc., that have evolved during this period. We discuss the pros and cons of these designs, so as to shed light on the path of evolution of switch architecture.

1: RESO (INRIA Grenoble Rhône-Alpes / LIP Laboratoire de l'Informatique du Parallélisme)
CNRS : UMR5668 – Université Claude Bernard - Lyon I – École Normale Supérieure - Lyon – Laboratoire de l'Informatique du Parallélisme – INRIA
2: Laboratoire de l'Informatique du Parallélisme (LIP)
Université de Lyon – CNRS : UMR5668 – INRIA – École Normale Supérieure - Lyon – Université Claude Bernard - Lyon I
3: MAESTRO (INRIA Sophia Antipolis)
INRIA – Université Montpellier II - Sciences et Techniques du Languedoc

inria-00388943, version 1
http://hal.inria.fr/inria-00388943
oai:hal.inria.fr:inria-00388943
From: Dinil Mon Divakaran <>
Submitted on: Thursday, 28 May 2009 10:21:44
Updated on: Monday, 28 September 2009 12:04:19

See detailed view

Associated documents

PDF :

Export

Bibtex EndNote TEI RefWorks

<?xml version="1.0" encoding="UTF-8"?>
<listBibl xmlns="http://www.tei-c.org/ns/1.0" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:mml="http://www.w3.org/1998/Math/MathML">
<listBibl type="report"><head>Research reports</head>
<biblStruct type="report" xml:id="inria-00388943"><monogr>
<author><persName><forename>Dinil Mon</forename><surname>Divakaran</surname></persName>
<affiliation>
<orgName type="laboratory">INRIA Grenoble Rhône-Alpes / LIP Laboratoire de l'Informatique du Parallélisme</orgName>
<orgName type="team">RESO</orgName>
<country>FR</country>
<orgName type="institution">CNRS : UMR5668</orgName>
<orgName type="institution">Université Claude Bernard - Lyon I</orgName>
<orgName type="institution">École Normale Supérieure - Lyon</orgName>
<orgName type="institution">Laboratoire de l'Informatique du Parallélisme</orgName>
<orgName type="institution">INRIA</orgName>
</affiliation>
</author>
<author><persName><forename>Sébastien</forename><surname>Soudan</surname></persName>
<affiliation>
<orgName type="laboratory">INRIA Grenoble Rhône-Alpes / LIP Laboratoire de l'Informatique du Parallélisme</orgName>
<orgName type="team">RESO</orgName>
<country>FR</country>
<orgName type="institution">CNRS : UMR5668</orgName>
<orgName type="institution">Université Claude Bernard - Lyon I</orgName>
<orgName type="institution">École Normale Supérieure - Lyon</orgName>
<orgName type="institution">Laboratoire de l'Informatique du Parallélisme</orgName>
<orgName type="institution">INRIA</orgName>
</affiliation>
<affiliation>
<orgName type="laboratory">LIP</orgName>
<orgName type="team">Laboratoire de l'Informatique du Parallélisme</orgName>
<country>FR</country>
<orgName type="institution">Université de Lyon</orgName>
<orgName type="institution">CNRS : UMR5668</orgName>
<orgName type="institution">INRIA</orgName>
<orgName type="institution">École Normale Supérieure - Lyon</orgName>
<orgName type="institution">Université Claude Bernard - Lyon I</orgName>
</affiliation>
</author>
<author><persName><forename>Pascale</forename><surname>Primet</surname></persName>
<affiliation>
<orgName type="laboratory">INRIA Grenoble Rhône-Alpes / LIP Laboratoire de l'Informatique du Parallélisme</orgName>
<orgName type="team">RESO</orgName>
<country>FR</country>
<orgName type="institution">CNRS : UMR5668</orgName>
<orgName type="institution">Université Claude Bernard - Lyon I</orgName>
<orgName type="institution">École Normale Supérieure - Lyon</orgName>
<orgName type="institution">Laboratoire de l'Informatique du Parallélisme</orgName>
<orgName type="institution">INRIA</orgName>
</affiliation>
<affiliation>
<orgName type="laboratory">LIP</orgName>
<orgName type="team">Laboratoire de l'Informatique du Parallélisme</orgName>
<country>FR</country>
<orgName type="institution">Université de Lyon</orgName>
<orgName type="institution">CNRS : UMR5668</orgName>
<orgName type="institution">INRIA</orgName>
<orgName type="institution">École Normale Supérieure - Lyon</orgName>
<orgName type="institution">Université Claude Bernard - Lyon I</orgName>
</affiliation>
</author>
<author><persName><forename>Eitan</forename><surname>Altman</surname></persName>
<affiliation>
<orgName type="laboratory">INRIA Sophia Antipolis</orgName>
<orgName type="team">MAESTRO</orgName>
<country>FR</country>
<orgName type="institution">INRIA</orgName>
<orgName type="institution">Université Montpellier II - Sciences et Techniques du Languedoc</orgName>
</affiliation>
</author>
<title type="main" level="m">A survey on core switch designs and algorithms</title><title type="main" level="m">A survey on core switch designs and algorithms</title><imprint><biblScope type="publicationDate">2009-00-00</biblScope></imprint></monogr><idno type="HALid">http://hal.inria.fr/inria-00388943</idno><idno type="HALFile">http://hal.inria.fr/inria-00388943/PDF/RR-6942.pdf</idno></biblStruct>
</listBibl>
</listBibl>